

High Frequency Quasi-Resonant Flyback Converter With GaN Integrated

1 Descriptions

SC3057B is a high frequency, quasi-resonant flyback PWM converter with 700V GaN integrated (QR/DCM), which can achieve high efficiency and reliability. The converter with x-cap discharge function built-in high voltage start-up circuit through HV pin. Therefore, extremely low standby power consumption and super-fast start-up time can be obtained by HV pin.

SC3057B provides an adaptive switching frequency fold-back to achieve higher efficiency in the whole loading range. It operates in QR and DCM with valley switching for high efficiency. And at no load, the IC will operate in burst mode to reduce power consumption.

SC3057B provides functions of low start-up current, fast start-up, low standby power consumption. The burst mode with extremely low operation current (350uA) can significantly reduce standby power consumption to meet the efficiency regulations.

The converter integrates a segment power supply circuit for VDD power supply, which is especially suitable for applications with wide output voltage range.

SC3057B offers comprehensive protections to prevent the circuit from damage under abnormal conditions.

Furthermore, the features of frequency jittering and smart driving function can minimize the noise and improve EMI performance.

2 Features

- Integrated 700V GaN
- Integrated high-voltage startup circuit with brown in/out detection
- With x-cap discharge function.
- Internal Soft Start
- Integrated segment power supply circuit for extrawide output range
- Ultra-low operation current @Burst mode/Fault Mode
- Up to 175KHz Switching Frequency
- Frequency Jitter for EMI improvement
- Valley switching operation @QR/DCM
- Burst Mode @ Light Load & No Load
- Internal over temperature protection
- Comprehensive Protection
 - VDD over voltage protection
 - VDD under voltage lock out
 - Cycle by cycle current limiting
 - > Two level over current protection
 - Output over voltage protection
 - Output short protection
 - Over Load protection
- QFN6*8 package available

3 Applications

- USB-PD and QC Chargers
- AC-DC adapters for Portable Devices



4 Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
SC3057BQDSR	QFN6*8	6.0mm x 8.0mm x 0.9mm

SC3057BQDSR Functional Table

ORDER NUMBER	SC3057B
Maximum Frequency	175kHz
ZCD OVP	Α
X-Cap Discharge	Y
OLP	A
Brown In/Out	A
Internal OTP	A

A: Auto-recovery;

/: Without this function;



5 Typical Application Circuit




Fig. 1 Typical application circuit



6 Terminal Configuration and Functions




Fig. 2 Top view

TERM	INAL			
SC3057B	NAME	I/O	DESCRIPTION	
1,4,7,13, 14,24,25,31	GND	PWR	Power Ground.	
2	ZCD	I	Output voltage sense. The ZCD voltage is used to detect resonant valleys for quasi-resonant switching. This pin detects the output voltage information and diode current discharge time based on the auxiliary winding voltage.	
3	css	I	The controller current sense for peak-current-mode control.	
5,6,8,9	CS	0	Internal GaN FET source terminal. This pin connects to a current-sense resistor to sense the GaN current.	
10,11,12	NC		No connection. These pins are recommended to be connected to GND to increase heat dissipation.	
20,21,22	NC		No connection. In order to increase the safety distance, the pads of these pins in the layout are not recommended.	
26	ОТР	0	External OTP pin. This pin is typically connected to an NTC resistor.	
29	NC		No connection.	
15,16,17, 18,19	VD	PWR	Internal GaN FET drain terminal.	
23	HV	PWR	Connected to the line via resistors and diodes for startup and x-cap discharge, this pin allows the brown in/out detection as well.	
27	SW	PWR	Segment power supply circuit control.	
28	VDD	PWR	Power Supply.	
30	FB	I	Secondary side voltage feedback input pin. Connect to an opto-coupler directly.	



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

Item	Description	Min.	Тур.	Max.	UNIT
	HV to GND			700	٧
	VD, max to GND			700	V
Voltage range at terminals (2)	VD, transient to GND			800	V
	VDD、SW to GND	-0.3	Z	44	V
	Other Pins to GND	-0.3		6.5	V
TJ	Operating Junction temperature range	-40		150	°C
T _{stg}	Storage temperature range	-65		150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Thermal Information

THERMAL RESISTA	NCE (1)	QFN6*8 (6.0mmx8.0mm)	UNIT
θ_{JA}	Junction to ambient thermal resistance	50	°C/W
θ_{JC}	Junction to case resistance	2.2	°C/W

⁽¹⁾ Measured on JESD51-7, 2-layer PCB.

7.3 Handling Ratings

PARAMETER	DEFINITION	MIN	MAX	UNIT
	Human body model (HBM) ESD stress voltage (2) (HV pin)	-1	+1	kV
ESD (1)	Human body model (HBM) ESD stress voltage (2) (All pins except HV)	-2	+2	kV
	Charged device model (CDM) ESD stress voltage (3)	-1	+1	kV

⁽¹⁾ Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽³⁾ Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Recommended Operating Conditions

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD to GND	VDD voltage range to GND	10		V_{DDOVP}	V
VD to GND	VD voltage range to GND	0		650	V
C _{VDD}	VDD Capacitor	2.2		22	uF
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C



7.5 Electrical Characteristics

VDD=15V, T_J= -40°C~125°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Hight Voltag	je Supply and X-cap Discharge (HV)	,				
I _{HV_VDD1}	HV Start-up current-1	$V_{DD} \leqslant 0.5 V, V_{HV} > 150 V$			1.0	mA
I _{HV_VDD2}	HV Start-up current-2	V _{DD} = V _{DDON} - 0.5V, V _{HV} >150V		2.9		mA
I _{HVLK}	HV pin leakage current after startup	VDD> V _{DDON} , HV = 400V			15	μА
V _{HVBIN}	Brown-in threshold voltage	DC input voltage	97	105	113	V
V _{HVBOUT}	Brown-out threshold voltage	DC input voltage	84	90	96	V
T _{BOUT}	Debounce time of brown out	V _{TH} < V _{TH_BOUT}		64		ms
T_{XDET}	X-Cap discharge Detection Delay time			80		ms
I _{DHGX}	X-Cap discharge current			5		mA
Voltage Sup	ply (VDD)					
V _{DDON}	VDD on threshold voltage		14.2	15.0	15.8	V
V_{DDOFF}	VDD off threshold voltage		7.9	8.4	8.9	V
$V_{DDHOLDL}$	VDD holding entry point voltage			8.9		V
$V_{DDHOLDH}$	VDD holding exit point voltage			9.7		V
$V_{DDBSTOFF}$	Booster regulation voltage			11.2		V
$V_{DDBSTON}$	The booster circuit starts to work			9.7		V
I _{VDD}	Operating current	Fsw=175KHz		1.6		mA
I _{VDDBT}	Burst mode current	V _{FB} < 0.5V		350		μΑ
I _{VDDFAULT}	Hold up current in fault mode			80		μA
T _{DFAULT}	Hold on time in fault mode	N. T. C.		2		s
I _{VDDFAULT1}	VDD sink current, BO	After T _{DFAULT} 2S		1.6		mA
V_{DDOVP}	VDD OVP			40.0		V
I _{VDDOVP}	VDD OVP sink current	V _{DD} > V _{DDOVP}		5		mA
T_{VDDOVP}	VDD OVP debounce time			160		μs
Zero Voltage	e Detection (ZCD)					
V _{ZCDOVP}	ZCD OVP		4.27	4.45	4.63	V
N _{ZCDOVP}	ZCD OVP debounce counter			4		cycles
I _{ZCDMAX}	Maximum ZCD Clamp source current		1			mA
Vzcdclamp	ZCD Clamp voltage	I _{ZCDCLAMP} =1.0mA		-120		mV
T _{LEBOVP}	Leading edge blanking time		0.69	0.77	0.85	μs
V_{ZCDH}	ZCD valley detection rising edge	V _{DRV} = low		0.40		V
I _{LINECOMPST}	Line voltage compensation threshold ZCD clamp current			135		μA
K _{LINECOMP}	The ratio of line voltage compensation			0.3		
R _{LINECOMP}	Line voltage compensation resistor			2.5		kΩ



SOUTHCHIP CONFIDENTIAL SUBJECT TO CHANGE

Visione No. Pis pull-up resistor 10 10 10 10 10 10 10 1					Itage (FB)	Feedback Vo
VFBOLIP OLP or FB open loop 2.5	V		3.0	I _{FB} = 0	Open Loop Voltage	V _{FBOPEN}
VFBSST FB voltage when DRV stops pulsing	kΩ		10		FB pull-up resistor	R _{FB}
FBBST FB voltage when DRV stops pulsing 0,4	V		2.5		OLP or FB open loop	V_{FBOLP}
VFBBSTHYS VFBBSTHY systematics voltage 0.1 Current Sense (CS) T _{SSCS} Soft start time of CS threshold After start up and no trigger protection 4.1 V _{CSLINIT} Cycle by cycle current limited 0.47 0.495 0.52 T _{LEGGEC} Leading edge blanking time 275 2 V _{CSLSEC} D Secondary rectifier short circuit protection debounce counter 0.9 3 N _{CSLSEC} D Secondary rectifier short circuit protection debounce counter 3 3 V _{CSLSEC} D Secondary rectifier short circuit protection debounce counter 165 4 V _{CSLSEC} D Leading edge blanking time 165 4 V _{CSLSEC} D Leading edge blanking time 165 4 V _{CSLSEC} D CS minimum voltage 0.1 4 5 AVGS CS gitter ±5 5 1 165 4 T _{ATT} CS jitter cycle 240 240 2 4 4 1 2 40 1 2 40 2 40 1	ms		64	V _{FB} > 2.8V		T_{FBOLP}
Current Serse (CS) T _{SSCS} Soft start time of CS threshold After start up and no trigger protection 4.1 V _{CSLIMIT} Cycle by cycle current limited 0.47 0.495 0.52 T _{LERCISC} Leading edge blanking time 275 V _{CSLSSCP} Secondary rectifier short protection 0.9 N _{CS, SSCP} Secondary rectifier short protection debounce counter 3 T _{LESSSCP} Leading edge blanking time 165 V _{CSMIN} CS minimum voltage 0.1 ΔV _{CS} CS jitter ±5 T _{JIT} CS jitter cycle 240 GAN Section V _{CS} jitter cycle 240 Drain-source On-state Resistance V _{CS} jitter cycle 240 QAS Output capacitance V _{CS} = 6V, I _C = 3A, T _I = 25 °C <t< td=""><td>V</td><td>1</td><td>0.4</td><td></td><td>FB voltage when DRV stops pulsing</td><td>V_{FBBST}</td></t<>	V	1	0.4		FB voltage when DRV stops pulsing	V _{FBBST}
T_SSCS Soft start time of CS threshold After start up and no trigger protection 4.1	V	V	0.1		V _{FBBSTH} hysteresis voltage	V _{FBBSTHYS}
Vos.LMIT Cycle by cycle current limited 0.47 0.495 0.52 TLEBGGC Leading edge blanking time 275 275 VCS, SSCP Secondary rectifier short protection 0.9 3 Ncs. SSCP Secondary rectifier short circuit protection debounce counter 3 3 TLEBSSCP Leading edge blanking time 165 4 VCSMIN CS minimum voltage 0.1 1 ΔVcs CS jitter ±5 0.1 Turr CS jitter cycle 240 240 GAN Section Ros_ON Drain-source On-state Resistance VGS = 6V, ID = 3A, Tj = 25 °C 165 240 VGS = Output capacitance VGS = 6V, ID = 3A, Tj = 150 °C 360 20 Coss Output charge VGS = 0V, VDS = 400V; f = 100kHz 25 25 External OTP (OTP) 95 110 123 Vorp External OTP trigger voltage 0.47 0.5 0.53 Torpe External OTP detection period 10 10 Torpe Exte					se (CS)	Current Sens
T_LERGEC Leading edge blanking time 275 V _{CS, SSCP} Secondary rectifier short protection 0.9 N _{CS, SSCP} Secondary rectifier short circuit protection debounce counter 3 T _{LEBSSCP} Leading edge blanking time 165 V _{CSMIN} CS minimum voltage 0.1 ΔV _{CS} CS jitter ±5 T _{JIT} CS jitter cycle 240 GaN Section R _{CS, CN} Drain-source On-state Resistance V _{CS} = 6V, I _D = 3A, T _J = 25 °C 165 240 C _{CSS} Output capacitance V _{CS} = 6V, I _D = 3A, T _J = 150 °C 360 165 240 C _{CSS} Output capacitance V _{CS} = 6V, I _D = 3A, T _J = 150 °C 360 165 240 C _{CSS} Output capacitance V _{CS} = 6V, I _D = 3A, T _J = 150 °C 360 165 240 C _{CSS} Output charge V _{CS} = 0V, V _{DS} = 400V; f = 100kHz 25 165 240 B _{CS} Output charge V _{CS} = 0V, V _{DS} = 0 to 400V 21 21 21 External	ms		4.1	After start up and no trigger protection	Soft start time of CS threshold	T _{SSCS}
VCS_SSCP Secondary rectifier short protection 0.9	V	0.52	0.47 0.495		Cycle by cycle current limited	V _{CSLIMIT}
Nos.sscp Secondary rectifier short circuit protection debounce counter 165	ns		275		Leading edge blanking time	T _{LEBCBC}
TLEBSSCP	V		0.9		Secondary rectifier short protection	V _{CS_SSCP}
V _{CSMIN} CS minimum voltage 0.1 ΔVcs CS jitter ±5 T _{JIT} CS jitter cycle 240 GaN Section R _{DS_ON} Drain-source On-state Resistance V _{OS} = 6V, I _D = 3A, T _I = 25 °C / V _{OS} = 6V, I _D = 3A, T _I = 150 °C / V _{OS} = 6V, I _D = 3A, T _I = 150 °C / V _{OS} = 6V, I _D = 3A, T _I = 150 °C / V _{OS} = 6V, I _D = 3A, T _I = 150 °C / V _{OS} = 6V, I _D = 3A, T _I = 150 °C / V _{OS} = 0V, V _{OS} = 0	cycles		3			N _{CS_SSCP}
ΔVcs CS jitter cycle ±5 T _{JIT} CS jitter cycle 240 GaN Section R _{DS_ON} Drain-source On-state Resistance V _{GS} = 6V, I _D = 3A, T _J = 25 °C 165 240 C _{OSS} Output capacitance V _{SS} = 6V, V _{DS} = 400V; f = 100kHz 25 Q _{OSS} Output charge V _{SS} = 0V, V _{DS} = 0 to 400V 21 External OTP (OTP) I _{Imp} Current source for OTP 95 110 123 V _{OTP} External OTP trigger voltage 0.47 0.5 0.53 T _{OTPPDEB} OTP debounce time 560 Internal Boost Circuit (SW) IsworFF Boost circuit turn off current 0.1 0.12 TSWOMAX Boost maximum on time 0.50 TSWOMAX Boost minimum off time 0.50 OSCIllator for Switching Frequen	ns		165		Leading edge blanking time	T _{LEBSSCP}
T _{JIT} CS jitter cycle 240	V		0.1		CS minimum voltage	V _{CSMIN}
GaN Section RDS_ON Drain-source On-state Resistance V _{GS} = 6V, I _D = 3A, T _I = 150 °C 165 240 C _{OSS} Output capacitance V _{GS} = 6V, I _D = 3A, T _I = 150 °C 360 Q _{OSS} Output charge V _{GS} = 0V, V _{DS} = 400V; f = 100kHz 25 External OTP (OTP) 21 25 Lor Current source for OTP 95 110 123 V _{OTP} External OTP trigger voltage 0.47 0.5 0.53 T _{OTPP} External OTP detection period 10 10 T _{OTPP} Esternal OTP detection period 560 10 Internal Boost Circuit (SW) 1 0.1 0.12 I _{SWOFF} Boost circuit turn off current 0.1 0.12 T _{SWOFFNIN} Boost maximum on time 1.30 1.30 T _{SWOFFNIN} Boost minimum off time 0.50 Oscillator for Switching Frequency 165 175 185 F _{SWMIN} Minimum frequency 25	%		±5		CS jitter	ΔV_{CS}
RDS_ON Drain-source On-state Resistance V _{GS} = 6V, I _D = 3A, T _I = 150 °C 165 240 Coss Output capacitance V _{GS} = 6V, I _D = 3A, T _I = 150 °C 360 25 Qoss Output charge V _{GS} = 0V, V _{DS} = 400V; f = 100kHz 25 25 Qoss Output charge V _{GS} = 0V, V _{DS} = 0 to 400V 21 21 External OTP (OTP) Ior Current source for OTP 95 110 123 V _{OTP} External OTP detection period 0.47 0.5 0.53 T _{OTPP} External OTP detection period 10 10 T _{OTPP} External OTP detection period 0.1 0.12 IswOFF Boost circuit (SW) 0.1 0.12 IswOFF Boost circuit turn off current 0.1 0.12 TswONIMAX Boost maximum on time 1.30 0.50 OScillator for Switching Frequency Fsw Switching frequency 165 175 185 FswMin Minimum frequency 25 185	cycles		240		CS jitter cycle	T_{JIT}
Ros_on Drain-source On-state Resistance V _{GS} = 6V, I _D = 3A, T _J = 150 °C 360 Coss Output capacitance V _{GS} = 0V, V _{DS} = 400V; f = 100kHz 25 Qoss Output charge V _{GS} = 0V, V _{DS} = 0 to 400V 21 External OTP (OTP) Iorr Current source for OTP 95 110 123 VoTP External OTP trigger voltage 0.47 0.5 0.53 ToTPP External OTP detection period 10 10 TOTPDEB OTP debounce time 560 10 Internal Boost Circuit (SW) I_SWOFF Boost circuit turn off current 0.1 0.12 T_SWONMAX Boost maximum on time 1.30 1.30 T_SWOFFMIN Boost minimum off time 0.50 0.50 Oscillator for Switching Frequency F _{SW} Switching frequency 165 175 185 F _{SWMIN} Minimum frequency 25						GaN Section
V _{GS} = 6V, I _D = 3A, T _j = 150 °C 360	mΩ	240	165	$V_{GS} = 6V, I_D = 3A, T_j = 25 ^{\circ}C$	Drain cource On state Posistance	D
QOSS Output charge VGS = 0V, VDS = 0 to 400V 21 External OTP (OTP)	mΩ		360	$V_{GS} = 6V, I_D = 3A, T_j = 150 ^{\circ}C$	Diain-source Off-state Nesistance	INDS_ON
External OTP (OTP)	pF		25	V _{GS} = 0V, V _{DS} = 400V; f = 100kHz	Output capacitance	Coss
Current source for OTP	nC		21	$V_{GS} = 0V, V_{DS} = 0 \text{ to } 400V$	Output charge	Q _{oss}
VOTP External OTP trigger voltage 0.47 0.5 0.53 TOTPP External OTP detection period 10 10 TOTPDEB OTP debounce time 560 Internal Boost Circuit (SW) Isworf Boost circuit turn off current 0.1 0.12 Tswonmax Boost maximum on time 1.30 Tswoffmin Boost minimum off time 0.50 Oscillator for Switching Frequency Fsw Switching frequency 165 175 185 Fswmin Minimum frequency 25					P (OTP)	External OTI
TOTPP External OTP detection period 10 TOTPDEB OTP debounce time 560 Internal Boost Circuit (SW) I _{SWOFF} Boost circuit turn off current 0.1 0.12 T _{SWONMAX} Boost maximum on time 1.30 T _{SWOFFMIN} Boost minimum off time 0.50 Oscillator for Switching Frequency F _{SW} Switching frequency 165 175 185 F _{SWMIN} Minimum frequency 25	uA	123	95 110		Current source for OTP	$I_{\rm OTP}$
TOTPDEB OTP debounce time 560 Internal Boost Circuit (SW) I _{SWOFF} Boost circuit turn off current 0.1 0.12 T _{SWONMAX} Boost maximum on time 1.30 T _{SWOFFMIN} Boost minimum off time 0.50 Oscillator for Switching Frequency F _{SW} Switching frequency 165 175 185 F _{SWMIN} Minimum frequency 25	V	0.53	0.47 0.5		External OTP trigger voltage	V _{OTP}
Internal Boost Circuit (SW) I_{SWOFF}	ms		10		External OTP detection period	T _{OTPP}
I _{SWOFF} Boost circuit turn off current 0.1 0.12 T _{SWONMAX} Boost maximum on time 1.30 T _{SWOFFMIN} Boost minimum off time 0.50 Oscillator for Switching Frequency F _{SW} Switching frequency 165 175 185 F _{SWMIN} Minimum frequency 25	us		560		OTP debounce time	T _{OTPDEB}
T _{SWONMAX} Boost maximum on time 1.30 T _{SWOFFMIN} Boost minimum off time 0.50 Oscillator for Switching Frequency F _{SW} Switching frequency 165 175 185 F _{SWMIN} Minimum frequency 25	-				st Circuit (SW)	Internal Boo
T _{SWOFFMIN} Boost minimum off time 0.50 Oscillator for Switching Frequency F _{SW} Switching frequency 165 175 185 F _{SWMIN} Minimum frequency 25	Α	0.12	0.1		Boost circuit turn off current	I _{SWOFF}
Oscillator for Switching Frequency F _{SW} Switching frequency 165 175 185 F _{SWMIN} Minimum frequency 25	μs		1.30		Boost maximum on time	T _{SWONMAX}
F _{SW} Switching frequency 165 175 185 F _{SWMIN} Minimum frequency 25	μs		0.50		Boost minimum off time	T _{SWOFFMIN}
F _{SWMIN} Minimum frequency 25					Switching Frequency	Oscillator fo
	kHz	185	165 175		Switching frequency	F _{sw}
T _{OFFMAX} Maximum off time 35	kHz		25		Minimum frequency	F _{SWMIN}
5.1.1110	μs		35		Maximum off time	T _{OFFMAX}
T _{ONMAX} Maximum on time 25	μs		25		Maximum on time	T _{ONMAX}
Internal Over-Temperature Protection (OTP)				1	-Temperature Protection (OTP)	
OTP _H OTP Temperature 150	°C		150		OTP Temperature	ОТРн





SOUTHCHIP CONFIDENTIAL SUBJECT TO CHANGE

OTP _{HYS}	OTP Hysteresis	20	$^{\circ}\!\mathbb{C}$



8 Functional Block Diagram




Fig.3 Function Block Diagram

9 Feature Description

SC3057B is designed for USB-PD solutions, together with PD converter, such as SC21xx series. It integrates GaN FET, so that the high efficiency and power density can be achieved. SC3057B provides an adaptive switching frequency fold-back to achieve higher efficiency in the whole loading range.

The converter integrates a segment power supply circuit for VDD, which is especially suitable for applications with a wide output voltage range, saving power consumption and greatly reducing peripheral devices. The built-in high voltage start-up circuit can achieve short start-up time, and extremely low standby power.

It operates in DCM or QR mode in full load range. The controller operates in green mode with valley switching for high efficiency when the valley counter is below 7. And at no load, the IC will operate in Burst mode to reduce power consumption.

9.1 Start-up

After AC power on, the VDD will be charged by HV pin with 1mA current until VDD voltage higher than 0.5V. After VDD voltage rise above 0.5V, the charging current rise to I_{HV_VDD2} until VDDon.




Fig. 3 VDD start-up waveform

The maximum start-up time can be estimated by the following equation:

$$T_{START-UP} = \frac{C_{VDD*}0.5V}{IHV_VDD1} + \frac{C_{VDD*}(VDDon - 0.5)V}{IHV_VDD2}$$

Where, C_{VDD} is VDD cap, VDDon is VDD on threshold voltage.

9.2 VDD UVLO

A hysteresis of UVLO (Under Voltage Lock Out) comparator is implemented in SC3057B. The turn-on and turn-off thresholds are fixed at V_{DDON} and V_{DDOFF} respectively. This hysteresis ensures that the VDD capacitor can be small enough during start-up. A large hysteresis is essential to ensure the IC works properly during the start-up period, even for a small VDD capacitor.

9.3 VDD Holding Mode

After the system starts, the VDD capacitor can be charged by the auxiliary winding. There are some operation condition changes (load changes, output voltage adjustment, burst mode), may lead the primary side DRV stop working when the output value is higher than the set value. Furthermore, the VDD voltage will be lower than VDDOFF and the system will stop. To avoid this situation, a VDD holding circuitry is designed, which starts working when VDD drops below VDDHOLDL and stops working when VDD rises above VDDHOLDH. The working process is shown in fig.4.




Fig. 4 VDD holding circuitry

9.4 Segment Power Supply Circuit for VDD Power Supply

In some applications with a wide output voltage range, especially for chargers that need to support PPS, the output voltage range is 3.3V ~ 21V. In order to meet the power supply of the SSR converter, additional circuits need



to be added, such as LDO or additional auxiliary windings of transformer. This increases the power consumption and cost of system. The SC3057B integrates a segment power supply circuit, which can guarantee the power supply of VDD under the low output voltage of auxiliary winding. Only a surface-mount inductor is added. The working process of the circuit is shown in fig.5.




Fig. 5 The Segment Power Supply Circuit

9.5 Brown IN/OUT Detection and X-Cap Discharge




Fig. 6 Brown In/Out detection

The Brown IN/OUT function is implemented through HV pin. When HV pin voltage rises above V_{HVBIN}, the IC starts working, and it stops working when HV pin voltage

decreases below V_{HVBOUT} . When HV voltage drops below V_{HVBOUT} , a brown-out timer is enabled. The converter is disabled if HV voltage doesn't exceed V_{HVBOUT} before brown-out timer expires.

SC3057B integrates X-cap discharge function. When detected the voltage on HV pin drops and no rising edge detected after T_{XDET}, it is considered that the AC power is disconnected, and then the X-cap discharge function is enabled. The HV pin generates a source current of 5mA to discharge the X-Cap until the voltage drops to a very low level.

9.6 Operation Mode

SC3057B provides an adaptive switching frequency fold-back to achieve higher efficiency in the whole loading range. It operates in DCM or QR mode under full load range. The maximum frequency is 175kHz.

At heavy load or full load, SC3057B probably operates in QR Mode with high switching frequency. When the load current decreases, it will operate in green mode (DCM) with valley switching for high efficiency. When in QR or green mode, the switching valley ranges from 1st valley to the 7th valley as load current decreases. The SC3057B won't detect the valley voltage anymore if the valley numbers are more than 7. And at no load, the IC will operate in Burst mode to reduce power consumption. In this condition, switching loss of MOSFET is the main power dissipation. The DRV will be disabled immediately if V_{FB} drops below V_{FBBSTL}. When V_{FB} rises up to V_{FBBSTH}, the DRV starts to pulse again.

9.7 GaN Device

SC3057B integrates GaN FET and its driver. The built-in line compensation resistor is help to achieve a constant power limit over different line voltage. In this way, the peripheral components can be greatly simplified, and the reliability is greatly improved.




Fig. 7 current sense

9.8 Valley Switching

ZCD pin can detect the freewheel information on the secondary side. In QR mode, when the voltage of ZCD turns to a negative value, it means that after a quarter of the resonant period, the primary MOS can be turned on, and valley opening helps to improve efficiency and improve EMI performance. The best valley opening can be achieved by appropriately adjusting TDZCD, TDPG and TDDRV, where TDPG is an internal fixed delay. TDZCD can be adjusted by connecting a small capacitor in parallel with RZCDDWON. The recommended value is 11pF.




Fig. 8 Valley Switching

9.9 Auto-Recovery after Failure

SC3057B has complex protection functions, such as VDD over voltage protection, VDD under voltage lock out, two level over current protection, output over voltage protection, output short protection, over Load protection, brown IN/Out protection, line voltage over voltage protection. Unless

otherwise specified, these protections are auto-recovery. After the protection is triggered, the system enters the protection mode, and the VDD power consumption is reduced. After the T_{DFAULT} delay, the VDD sink current increases until V_{DDOFF} , and VDD starts the restart process. The detailed process is as follows.




Fig. 9 Auto-Recovery Process

9.10 VDD OVP

When the VDD voltage is higher than the V_{DDOVP} and lasts for a period longer than T_{VDDOVP} , a sink current of I_{VDDOVP} is enabled and DRV will be shut down. The VDD OVP function is an auto-recovery protection.




Fig. 10 VDD OVP



9.11 Over Current Protection

Two levels of overcurrent protection are integrated. One is cycle-by-cycle current limiting for overload protection. Vcsscp is the fast protection for the case of secondary rectifier shorted. The over current protection and its shielding time are shown in fig.11.




Fig. 11 LEB of OCP

9.12 Adaptive Over Load Protection

An adaptive over load protection is implemented in the SC3057B. When the voltage of VFB is higher than V_{FBOLP} and lasts for a period of time T_{FBOLP} , overload protection will be triggered. In particular, when the voltage of VFB is higher than V_{FBOLP} , and the peak voltage of ZCD pin is lower than V_{ZCDH} , the delay of T_{FBOLP} will be shortened. In

the Fig.12, when V_{ZCD} is lower than V_{ZCDH} , the coefficient K is less than 1. The adaptive OLP can reduce the power loss when secondary side is shorted.




Fig. 12 Adaptive Over Load Protection

9.13 On-Chip OTP

An internal OTP circuit is embedded inside to provide the worst-case protection for SC3057B. When the chip temperature rises higher than the OTP_H, the converter will be disabled and works in the failure mode until the chip is cooled down below the hysteresis OTP_{HYS}.



MECHANICAL DATA

QFN6*8 (6.0mmx8.0mmx0.9mm)

