






First Semiconductor

N-Channel Advanced Power MOSFET

FIR009D5G

Features:

- High ruggedness
- Enhancement mode
- Very low on-resistance $R_{DS(on)}$ Typ 8 mΩ @ $V_{GS}=10V$
- Low Gate Charge Typ 36nC
- 100% Avalanche test
- Improved dv/dt Capability
- Application: Synchronous Rectification for AC/DC Quick Charger

PIN Connection PDFN5* 6**Marking Diagram**

Y = Year
 A = Assembly Location
 WW = Work Week
 FIR009D5 = Specific Device Code

Absolute Maximum Ratings* (T_c=25°C Unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	47	A
Drain Current-Continuous($T_c=100^\circ C$)	$I_D(100^\circ C)$	30	A
Pulsed Drain Current ^(Note 1)	I_{DM}	140	A
Maximum Power Dissipation	P_D	108	W
Single pulse avalanche energy ^(Note 5)	E_{AS}	54	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	°C

Thermal Characteristics

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	1.15	°C/W
Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	25	°C/W

**Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100		-	V
Zero Gate Voltage Drain Current	$I_{\text{DS}}^{\text{SS}}$	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	-	-	5	μA
Gate-Body Leakage Current	$I_{\text{GS}}^{\text{SS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.4	-	2.4	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=13.5\text{A}$	-	8	10	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$V_{\text{DS}}=5\text{V}, I_{\text{D}}=20\text{A}$	-	-	-	S
Dynamic Characteristics (Note 4)						
Input Capacitance	C_{iss}	$V_{\text{DS}}=50\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	2166	-	PF
Output Capacitance	C_{oss}		-	289	-	PF
Reverse Transfer Capacitance	C_{rss}		-	8.8	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=13\text{A}, V_{\text{GS}}=10\text{V}, R_{\text{G}}=6\Omega$	-	9.2	-	nS
Turn-on Rise Time	t_r		-	29	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	51	-	nS
Turn-Off Fall Time	t_f		-	21	-	nS
Total Gate Charge	Q_g	$V_{\text{DS}}=50\text{V}, I_{\text{D}}=13\text{A}, V_{\text{GS}}=10\text{V}$	-	36	-	nC
Gate-Source Charge	Q_{gs}		-	7.9	-	nC
Gate-Drain Charge	Q_{gd}		-	8.4	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=20\text{A}$	-	-	1.4	V
Reverse Recovery Time	t_{rr}		-	55	-	nS
Reverse Recovery Charge	Q_{rr}		-	50	-	nC

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. Limited by T_{Jmax} , starting $T_{\text{J}} = 25^\circ\text{C}$, $L = 0.5\text{mH}$, $R_{\text{G}} = 25\Omega$, $I_{\text{AS}} = 10\text{A}$, $V_{\text{GS}} = 10\text{V}$. Part not recommended for use above this value .

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)






TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS


Fig. 12. Gate charge test circuit & waveform




Fig. 13. Switching time test circuit & waveform




Fig. 14. Unclamped Inductive switching test circuit & waveform






Fig. 15. Peak diode recovery dv/dt test circuit & waveform


Package Information

PDFN5*6

Units: mm

Dimensions In Millimeterer			
Symbol	MIN	TYP	MAX
A	5.90	6.00	6.10
α	3.91	4.01	4.11
A2	5.70	5.75	5.80
B	4.90	5.00	5.10
b	3.37	3.47	3.57
B1	4.80	4.90	5.00
C	0.90	0.95	1.00
L	0.35	0.40	0.45
l	0.06	0.13	0.20
L1	1.10	-	-
l1	-	-	0.10
L2	1.17	1.27	1.37
L4	0.21	0.26	0.34
L6	0.51	0.61	0.71
L7	0.51	0.61	0.71
P	1.00	1.10	1.20
θ	8°	10°	12°
ϕ	1.10	1.20	1.30



**Declaration**

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

ATTACHMENT**Revision History**

Date	REV	Description	Page
2019.06.01	1.0	Initial release	