






Features:

- High ruggedness
- Enhancement mode
- Very low on-resistance  $R_{DS(on)}$  Typ 8 m @  $V_{GS}=10V$
- Low Gate Charge Typ 36nC
- 100% Avalanche test
- Improved dv/dt Capability
- Application: Synchronous Rectification for AC/DC Quick Charger

PIN Connection PDFN5\* 6



Marking Diagram



- Y = Year
- A = Assembly Location
- WW = Work Week
- FIR009D5 = Specific Device Code

Absolute Maximum Ratings\* ( $T_c=25^\circ C$  Unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	47	A
Drain Current-Continuous( $T_C=100^\circ C$ )	$I_D(100^\circ C)$	30	A
Pulsed Drain Current <sup>(Note 1)</sup>	$I_{DM}$	140	A
Maximum Power Dissipation	$P_D$	108	W
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	54	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

Thermal Characteristics

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	1.15	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	25	$^\circ C/W$

**Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	100		-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	-	-	5	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
<b>On Characteristics</b> (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.4	-	2.4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =13.5A	-	8	10	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =20A	-	-	-	S
<b>Dynamic Characteristics</b> (Note 4)						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =50V, V <sub>GS</sub> =0V, F=1.0MHz	-	2166	-	PF
Output Capacitance	C <sub>oss</sub>		-	289	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	8.8	-	PF
<b>Switching Characteristics</b> (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =50V, I <sub>D</sub> =13A, V <sub>GS</sub> =10V, R <sub>G</sub> =6Ω	-	9.2	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	29	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	51	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	21	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =50V, I <sub>D</sub> =13A , V <sub>GS</sub> =10V	-	36	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	7.9	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	8.4	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =20A	-	-	1.4	V
Reverse Recovery Time	t <sub>rr</sub>		-	55	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	50	-	nC

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. Limited by T<sub>Jmax</sub>, starting T<sub>J</sub> = 25°C, L = 0.5mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 10A, V<sub>GS</sub> = 10V. Part not recommended for use above this value .



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)



TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

Fig. 12. Gate charge test circuit & waveform




Fig. 13. Switching time test circuit & waveform




Fig. 14. Unclamped Inductive switching test circuit & waveform






Fig. 15. Peak diode recovery dv/dt test circuit & waveform



### Package Information

PDFN5\*6

Units: mm



Dimensions In Millimeterer			
Symbol	MIN	TYP	MAX
A	5.90	6.00	6.10
$\alpha$	3.91	4.01	4.11
A2	5.70	5.75	5.80
B	4.90	5.00	5.10
b	3.37	3.47	3.57
B1	4.80	4.90	5.00
C	0.90	0.95	1.00
L	0.35	0.40	0.45
l	0.06	0.13	0.20
L1	1.10	-	-
l1	-	-	0.10
L2	1.17	1.27	1.37
L4	0.21	0.26	0.34
L6	0.51	0.61	0.71
L7	0.51	0.61	0.71
P	1.00	1.10	1.20
$\phi$	8°	10°	12°
$\phi$	1.10	1.20	1.30



Declaration

- FIRST reserves the right to change the specifications, the same specifications of products due to different packaging line mold, the size of the appearance will be slightly different, shipped in kind, without notice! Customers should obtain the latest version information before ordering, and verify whether the relevant information is complete and up-to-date.
- Any semiconductor product under certain conditions has the possibility of failure or failure, The buyer has the responsibility to comply with safety standards and take safety measures when using FIRST products for system design and manufacturing, To avoid To avoid potential failure risks, which may cause personal injury or property damage!
- Product promotion endless, our company will wholeheartedly provide customers with better products!

**ATTACHMENT**

Revision History

Date	REV	Description	Page
2019.06.01	1.0	Initial release	