



🕳 Order

Now







ZHCSD07C - NOVEMBER 2014 - REVISED FEBRUARY 2019

用于过压和欠压检测且具有内部基准的 **TPS3701** 高压 (36V) 窗口电压检测器

1 特性

Texas

INSTRUMENTS

- 宽电源电压范围: 1.8V 至 36V
- 可调节阈值: 低至 400mV
- 用于过压和欠压检测的漏极开路输出
- 低静态电流: 7μA(典型值)
- 高阈值精度:
 - 工作温度范围内精度为 0.75%
 - 0.25% (典型值)
- 内部迟滞: 5.5mV (典型值)
- 温度范围: -40°C 至 125°C
- 封装:
 - SOT-6

2 应用

- 工业控制系统
- 嵌入式计算模块
- DSP、微控制器和微处理器
- 笔记本电脑和台式机
- 便携式电池供电类产品
- FPGA 和 ASIC 系统

3 说明

TPS3701 宽电源电压窗口检测器在 1.8V 至 36V 的电 压范围内运行。此器件具有两个内部基准电压为 400mV 的精密比较器和两个额定电压为 25V 的漏极开 路输出(OUTA 和 OUTB),用于过压和欠压检测。 可将 TPS3701 用作一个窗口电压检测器,也可以作为 两个单独的电压监控器;使用外部电阻器设定监控电 压。

当 INA 引脚的电压降至负向阈值以下时,OUTA 被驱动为低电平;当 INA 引脚的电压升至正向阈值以上时,OUTA 被驱动为高电平。当 INB 引脚的电压升至正向阈值以上时,OUTB 被驱动为低电平;而 INB 引脚的电压降至负向阈值以下时,OUTB 被驱动为高电平。TPS3701 的两个比较器均内置有滞后特性,可抑制噪声,避免触发错误,从而确保运行输出稳定。

TPS3701 采用 **SOT-6** 封装,额定工作结温范围为 -40℃ 至 125℃。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
TPS3701	SOT (6)	2.90mm × 1.60mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的封装选项附录。



典型误差与结温之间的关系







目录

1	特性	
2	应用	1
3	说明	l1
4	修订	历史记录 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Timing Requirements 6
	6.7	Typical Characteristics 7
7	Deta	ailed Description 10
	7.1	Overview 10
	7.2	Functional Block Diagram 10
	7.3	Feature Description 11

	7.4	Device Functional Modes	11
8	Appl	ication and Implementation	12
	8.1	Application Information	12
	8.2	Typical Application	1 <mark>6</mark>
9	Powe	er Supply Recommendations	18
10	Layo	out	19
	10.1	Layout Guidelines	19
		Layout Example	
11	器件	和文档支持	20
	11.1	文档支持	20
	11.2	接收文档更新通知	20
	11.3	社区资源	20
	11.4	商标	20
	11.5	静电放电警告	20
	11.6	术语表	20
12	机械	、封装和可订购信息	20

4 修订历史记录

Changes from Revision B (June 2018) to Revision C	Page
 已更改 将文本"监控器"更改为"电压检测器" Changed "supervisor" to "voltage detector" 	
Changes from Revision A (November 2017) to Revision B	Page
• 己更改 将整个数据表中的文本"窗口比较器"更改为"窗口监控器"	1
Changes from Original (November 2014) to Revision A	Page
Changed input pin voltage maximum from: 1.7 V to: 6.5 V	
Added a tablenote for the input pin voltage maximum	
Changed Figure 19	12



5 Pin Configuration and Functions



Pin Functions

PIN NAME NO.		1/0	DESCRIPTION	
		I/O	DESCRIPTION	
GND	2	_	Ground	
INA	3	I	Comparator A input. This pin is connected to the voltage to be monitored with the use of a external resistor divider. When the voltage at this terminal drops below the threshold voltage $V_{IT-(INA)}$, OUTA is driven low.	
INB	4	I	Comparator B input. This pin is connected to the voltage to be monitored with the use of external resistor divider. When the voltage at this terminal exceeds the threshold voltage $V_{IT+(INB)}$, OUTB is driven low.	
OUTA	1	Ο	INA comparator open-drain output. OUTA is driven low when the voltage at this comparator is less than $V_{IT-(INA)}$. The output goes high when the sense voltage rises above $V_{IT+(INA)}$.	
OUTB	6	Ο	INB comparator open-drain output. OUTB is driven low when the voltage at this comparator exceeds $V_{\rm IT+(INB)}$. The output goes high when the sense voltage falls below $V_{\rm IT-(INB)}$.	
VDD	5	I	Supply voltage input. Connect a 1.8-V to 36-V supply to VDD to power the device. It is good analog design practice to place a 0.1 - μ F ceramic capacitor close to this pin.	

6 Specifications

6.1 Absolute Maximum Ratings

Over operating junction temperature range, unless otherwise noted.⁽¹⁾

		Ν	/IN	MAX	UNIT
Voltage ⁽²⁾	V _{DD}	-	0.3	+40	
	V _{OUTA} , V _{OUTB}	-	0.3	+28	V
	V _{INA} , V _{INB}	-	0.3	+7	
Current	Output pin current			40	mA
Temperature	Operating junction, T _J	-	-40	+125	°C
	Storage temperature, T _{stg}	-	-65	+150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Supply pin voltage	1.8		36	V
V _{INA} , V _{INB}	Input pin voltage	0		6.5 ⁽¹⁾	V
V _{OUTA} , V _{OUTB}	Output pin voltage	0		25	V
I _{OUTA} , I _{OUTB}	Output pin current	0		10	mA
TJ	Junction temperature	-40	+25	+125	°C

(1) Operating V_{INB} or V_{INB} at 2.4 V or higher and at 125°C continuously for 10 years or more would cause a degradation of accuracy spec to 1.5% maximum

6.4 Thermal Information

		TPS3701	
	THERMAL METRIC ⁽¹⁾	DDC (SOT)	UNIT
		6 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	201.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	47.8	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	51.2	°C/W
ΨJT	Junction-to-top characterization parameter	0.7	°C/W
Ψјв	Junction-to-board characterization parameter	50.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

⁽²⁾ All voltages are with respect to network ground terminal.

6.5 Electrical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}$ C to $+125^{\circ}$ C, 1.8 V $\leq V_{DD} < 36$ V, and pull-up resistors RP_{1,2} = 100 kΩ, unless otherwise noted. Typical values are at $T_J = 25^{\circ}$ C and $V_{DD} = 12$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD}	Supply voltage range		1.8		36	V
V _(POR)	Power-on reset voltage ⁽¹⁾	V _{OL} ≤ 0.2 V			0.8	V
V _{IT-(INA)}	INA pin negative input threshold voltage	V _{DD} = 1.8 V to 36 V	397	400	403	mV
V _{IT+(INA)}	INA pin positive input threshold voltage	V _{DD} = 1.8 V to 36 V	400	405.5	413	mV
V _{HYS(INA)}	INA pin hysteresis voltage (HYS = V _{IT+(INA)} – V _{IT-(INA)})		2	5.5	12	mV
V _{IT-(INB)}	INB pin negative input threshold voltage	V _{DD} = 1.8 V to 36 V	387	394.5	400	mV
V _{IT+(INB)}	INB pin positive input threshold voltage	V _{DD} = 1.8 V to 36 V	397	400	403	mV
V _{HYS(INB)}	INB pin hysteresis voltage (HYS = V _{IT+(INB)} – V _{IT-(INB)})		2	5.2	12	mV
V		V _{DD} = 1.8 V, I _{OUT} = 3 mA		130	250	mV
V _{OL}	Low-level output voltage	$V_{DD} = 5 \text{ V}, \text{ I}_{OUT} = 5 \text{ mA}$		150	250	mV
		V_{DD} = 1.8 V and 36 V, $V_{\text{INA}}, V_{\text{INB}}$ = 6.5 V	-25	+1	+25	nA
I _{IN}	Input current (at INA, INB pins)	V_{DD} = 1.8 V and 36 V, $V_{\text{INA}}, V_{\text{INB}}$ = 0.1 V	-15	+1	+15	nA
I _{D(leak)}	Open-drain output leakage current	V_{DD} = 1.8 V and 36 V, V_{OUT} = 25 V		10	300	nA
I _{DD}	Supply current	V _{DD} = 1.8 V - 36 V		8	11	μA
UVLO	Undervoltage lockout ⁽²⁾	V _{DD} falling	1.3	1.5	1.7	V

(1) The lowest supply voltage (V_{DD}) at which output is active; $t_{r(VDD)} > 15 \mu s/V$. If less than $V_{(POR)}$, the output is undetermined. (2) When V_{DD} falls below UVLO, OUTA is driven low and OUTB goes to high impedance. The outputs cannot be determined if less than V_(POR).

NSTRUMENTS

EXAS

6.6 Timing Requirements

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
$t_{pd(HL)}$	High-to-low propagation delay ⁽¹⁾	$ V_{DD} = 24 \text{ V}, \pm 10\text{-mV} \text{ input overdrive}, \\ R_L = 100 \text{k}\Omega, V_{OH} = 0.9 \text{ x} \text{V}_{DD}, \text{V}_{OL} = 250 \text{ mV} $		9.9		μs
t _{pd(LH)}	Low-to-high propagation delay ⁽¹⁾	V_{DD} = 24 V, ±10-mV input overdrive, R _L = 100 kΩ, V _{OH} = 0.9 × V _{DD} , V _{OL} = 250 mV		28.1		μs
t _{d(start)} ⁽²⁾	Startup delay	$V_{DD} = 5 V$		155		μs
t _r	Output rise time	V_{DD} = 12 V, 10-mV input overdrive, R _L = 100 kΩ, C _L = 10 pF, V _O = (0.1 to 0.9) × V _{DD}		2.7		μs
t _f	Output fall time	V_{DD} = 12 V, 10-mV input overdrive, R _L = 100 kΩ, C _L = 10 pF, V _O = (0.9 to 0.1) × V _{DD}		0.12		μs

(1)

High-to-low and low-to-high refers to the transition at the input pins (INA and INB). During power on, V_{DD} must exceed 1.8 V for at least 150 μ s (typical) before the output state reflects the input condition. (2)



Figure 1. Timing Diagram



6.7 Typical Characteristics

At $T_{\rm J}$ = 25°C and $V_{\rm DD}$ = 12 V, unless otherwise noted.



(1) Minimum pulse duration required to trigger output high-to-low transition. INA = negative spike below V_{IT-} and INB = positive spike above V_{IT+} .

Typical Characteristics (continued)



(High-to-Low Transition at the Inputs)

At $T_J = 25^{\circ}C$ and $V_{DD} = 12$ V, unless otherwise noted.

www.ti.com.cn

402

D020

401

396 397 VIT-(INB) Threshold Voltage (mV) V_{DD} = 1.8 V Figure 11. INB Negative Input Threshold Voltage (VIT-(INB))

Distribution





Typical Characteristics (continued)







7 Detailed Description

7.1 Overview

The TPS3701 combines two comparators (referred to as A and B) and a precision reference for over- and undervoltage detection. The TPS3701 features a wide supply voltage range (1.8 V to 36 V) and high-accuracy window threshold voltages of 400 mV (0.75% over temperature) with built-in hysteresis. The outputs are rated to 25 V and can sink up to 10 mA.

Set each input pin (INA, INB) to monitor any voltage above 0.4 V by using an external resistor divider network. Each input pin has very low input leakage current, allowing the use of large resistor dividers without sacrificing system accuracy. To form a window voltage detector, use the two input pins and three resistors (see the *Window Voltage Detector Considerations* section). In this configuration, the TPS3701 is designed to assert the output signals when the monitored voltage is within the window band. Each input can also be used independently. The relationship between the inputs and the outputs is shown in Table 1. Broad voltage thresholds are supported that enable the device to be used in a wide array of applications.

CONDITION	OUTPUT	STATUS		
$INA > V_{IT+(INA)}$	OUTA high	Output A high impedance		
$INA < V_{IT-(INA)}$	OUTA low	Output A asserted		
$INB > V_{IT+(INB)}$	OUTB low	Output B asserted		
$INB < V_{IT-(INB)}$	OUTB high	Output B high impedance		

Table 1. Truth Table

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Inputs (INA, INB)

The TPS3701 combines two comparators with a precision reference voltage. Each comparator has one external input; the other input is connected to the internal reference. The rising threshold on INB and the falling threshold on INA are designed and trimmed to be equal to the reference voltage (400 mV). This configuration optimizes the device accuracy when used as a window voltage detector. Both comparators also have built-in hysteresis that proves immunity to noise and ensures stable operation.

The INA and INB inputs swings from ground to 1.7 V (7.0 V absolute maximum), regardless of the device supply voltage used. Although not required in most cases, it is good analog design practice to place a 1-nF to 10-nF bypass capacitor at the comparator input for noisy applications in order to reduce sensitivity to transient voltage changes on the monitored signal.

For comparator A, the corresponding output (OUTA) is driven to logic low when the input INA voltage drops below $V_{IT-(INA)}$. When the voltage exceeds $V_{IT+(INA)}$, OUTA goes to a high-impedance state; see Figure 1.

For comparator B, the corresponding output (OUTB) is driven to logic low when the voltage at input INB exceeds $V_{IT+(INB)}$. When the voltage drops below $V_{IT-(INB)}$ OUTB goes to a high-impedance state; see Figure 1. Together, these two comparators form a window voltage detector function as described in the *Window Voltage Detector Considerations* section.

7.3.2 Outputs (OUTA, OUTB)

In a typical TPS3701 application, the outputs are connected to a reset or enable input of the processor [such as a digital signal processor (DSP), application-specific integrated circuit (ASIC), or other processor type] or the outputs are connected to the enable input of a voltage regulator [such as a DC-DC converter or low-dropout regulator (LDO)].

The TPS3701 provides two open-drain outputs (OUTA and OUTB); use pull-up resistors to hold these lines high when the output goes to a high-impedance state. Connect pull-up resistors to the proper voltage rails to enable the outputs to be connected to other devices at correct interface voltage levels. The TPS3701 outputs can be pulled up to 25 V, independent of the device supply voltage. To ensure proper voltage levels, give some consideration when choosing the pull-up resistor values. The pull-up resistor value is determined by V_{OL} , output capacitive loading, and output leakage current ($I_{D(leak)}$). These values are specified in the *Electrical Characteristics* table. Use wired-OR logic to merge OUTA and OUTB into one logic signal.

Table 1 and the *Inputs (INA, INB)* section describe how the outputs are asserted or high impedance. See Figure 1 for a timing diagram that describes the relationship between threshold voltages and the respective output.

7.4 Device Functional Modes

7.4.1 Normal Operation (V_{DD} > UVLO)

When the voltage on VDD is greater than 1.8 V for at least 155 μ s, the OUTA and OUTB signals correspond to the voltage on INA and INB as listed in Table 1.

7.4.2 Undervoltage Lockout ($V_{(POR)} < V_{DD} < UVLO$)

When the voltage on VDD is less than the device UVLO voltage, and greater than the power-on-reset voltage, $V_{(POR)}$, the OUTA and OUTB signals are asserted and high impedance, respectively, regardless of the voltage on INA and INB.

7.4.3 Power-On-Reset ($V_{DD} < V_{(POR)}$)

When the voltage on VDD is lower than the required voltage to internally pull the asserted output to GND ($V_{(POR)}$), both outputs are in a high-impedance state.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS3701 is used as a precision dual-voltage detector in several different configurations. The monitored voltage (V_{MON}), VDD voltage, and output pull-up voltage can be independent voltages or connected in any configuration. The following sections show the connection configurations and the voltage limitations for each configuration.

8.1.1 Window Voltage Detector Considerations

The inverting and noninverting configuration of the comparators forms a window voltage detector circuit using a resistor divider network, as shown in Figure 19 and Figure 20. The input pins can monitor any system voltage above 400 mV with the use of a resistor divider network. INA and INB monitor for undervoltage and overvoltage conditions, respectively.











Application Information (continued)

The TPS3701 flags the overvoltage or undervoltage condition with the greatest accuracy. The highest accuracy threshold voltages are $V_{IT-(INA)}$ and $V_{IT+(INB)}$, and correspond with the falling undervoltage flag, and the rising overvoltage flag, respectively. These thresholds represent the accuracy when the monitored voltage is within the valid window (both OUTA and OUTB are in a high-impedance state), and correspond to the $V_{MON(UV)}$ and $V_{MON(OV)}$ trigger voltages, respectively. If the monitored voltage is outside of the valid window (V_{MON} is less than the undervoltage limit, $V_{MON(UV)}$, or greater than overvoltage limit, $V_{MON(OV)}$), then the input threshold voltages to re-enter the valid window are $V_{IT+(INA)}$ or $V_{IT-(INB)}$, and correspond with the $V_{MON(UV-HYS)}$ and $V_{MON(OV-HYS)}$ monitored voltages, respectively.

The resistor divider values and target threshold voltage can be calculated by using Equation 1 through Equation 4:

$$R_{\text{TOTAL}} = R_1 + R_2 + R_3 \tag{1}$$

Choose an R_{TOTAL} value so that the current through the divider is approximately 100 times higher than the input current at the INA and INB pins. Resistors with high values minimize current consumption; however, the input bias current degrades accuracy if the current through the resistors is too low. See application report *SLVA450*, *Optimizing Resistor Dividers at a Comparator Input* (SLVA450), for details on sizing input resistors.

R₃ is determined by Equation 2:

$$R_3 = \frac{R_{TOTAL}}{V_{MON(OV)}} \bullet V_{IT+(INB)}$$

where

V_{MON(OV)} is the target voltage at which an overvoltage condition is detected. (2)

R₂ is determined by either Equation 3 or Equation 4:

$$R_2 = \left[\frac{R_{TOTAL}}{V_{MON(UV_HYS)}} \bullet V_{IT+(INA)}\right] - R_3$$

where

• V_{MON(UV HYS)} is the target voltage at which an undervoltage condition is removed as V_{MON} rises. (3)

$$R_2 = \left(\frac{R_{TOTAL}}{V_{MON(UV)}} \bullet V_{IT-(INA)}\right) - R_3$$

where

V_{MON(UV)} is the target voltage at which an undervoltage condition is detected.
 (4)

8.1.2 Input and Output Configurations

Figure 21 to Figure 24 show examples of the various input and output configurations.

Application Information (continued)



Figure 21. Interfacing to Voltages Other than V_{DD}







Application Information (continued)



NOTE: The inputs can monitor a voltage higher than V_{DD} (max) with the use of an external resistor divider network.





NOTE: In this case, OUTA is driven low when an undervoltage condition is detected at the 5-V rail and OUTB is driven low when an overvoltage condition is detected at the 12-V rail.

Figure 24. Monitoring Overvoltage for One Rail and Undervoltage for a Different Rail

8.1.3 Immunity to Input Pin Voltage Transients

The TPS3701 is immune to short voltage transient spikes on the input pins. Sensitivity to transients depends on both transient duration and amplitude; see Figure 3, *Minimum Pulse Duration vs Threshold Overdrive Voltage*.

8.2 Typical Application



Figure 25. 24-V, 10% Window Voltage Detector

8.2.1 Design Requirements

Table 2 lists the design parameters for this example.

 Table 2. Design Parameters

PARAMETER	DESIGN REQUIREMENT	DESIGN RESULT				
Monitored voltage	24-V nominal, rising (V _{MON(OV)}) and falling (V _{MON(UV)}) threshold ±10% nominal (26.4 V and 21.6 V, respectively)	V _{MON(OV)} = 26.4 V ±2.7%, V _{MON(UV)} = 21.6 V ±2.7%				
Output logic voltage	3.3-V CMOS	3.3-V CMOS				
Maximum current consumption	30 µA	24 µA				

8.2.2 Detailed Design Procedure

1. Determine the minimum total resistance of the resistor network necessary to achieve the current consumption specification by using Equation 1. For this example, the current flow through the resistor network was chosen to be 13 μ A; a lower current can be selected. However, take care to avoid leakage currents that are artifacts of the manufacturing process. Leakage currents significantly impact the accuracy if they are greater than 1% of the resistor network current.

$$R_{TOTAL} = \frac{V_{MON(OV)}}{I} = \frac{26.4 \text{ V}}{13 \mu \text{A}} = 2.03 \text{ M}\Omega$$

where

- V_{MON(OV)} is the target voltage at which an overvoltage condition is detected as V_{MON} rises.
- I is the current flowing through the resistor network.
- 2. After R_{TOTAL} is determined, R_3 can be calculated using Equation 6. Select the nearest 1% resistor value for R_3 . In this case, 30.9 k Ω is the closest value.

$$R_{3} = \frac{R_{\text{TOTAL}}}{V_{\text{MON(OV)}}} \bullet V_{\text{IT+(INB)}} = \frac{2.03 \text{ M}\Omega}{26.4 \text{ V}} \bullet 0.4 \text{ V} = 30.7 \text{ k}\Omega$$

3. Use Equation 7 to calculate R2. Select the nearest 1% resistor value for R₂. In this case, 6.81 k Ω is the closest value.

$$R_{2} = \frac{R_{TOTAL}}{V_{MON(UV)}} \bullet V_{IT-(INA+)} - R_{3} = \frac{2.03 \text{ M}\Omega}{21.6 \text{ V}} \bullet 0.4 \text{ V} - 30.9 \text{ k}\Omega = 6.69 \text{ k}\Omega$$
(7)

4. Use Equation 8 to calculate R1. Select the nearest 1% resistor value for R_1 . In this case, 2 M Ω is the closest value.

(5)

(6)



TPS3701 ZHCSD07C – NOVEMBER 2014 – REVISED FEBRUARY 2019

www.ti.com.cn

 $R_1 = R_{TOTAL} - R_2 - R_3 = 2.03 \text{ M}\Omega - 6.81 \text{ k}\Omega - 30.9 \text{ k}\Omega = 1.99 \text{ M}\Omega$

 The worst-case tolerance can be calculated by referring to Equation 13 in application report *Optimizing Resistor Dividers at a Comparator Input* (SLVA450). An example of the rising threshold error, V_{MON(OV)}, is given in Equation 9:

$$\% \text{ ACC} = \% \text{ TOL}(V_{\text{IT}+(\text{INB})}) + 2 \cdot \left(1 - \frac{V_{\text{IT}+(\text{INB})}}{V_{\text{MON}(\text{OV})}}\right) \cdot \% \text{ TOL}_{\text{R}} = 0.75 \% + 2 \cdot \left(1 - \frac{0.4}{26.4}\right) \cdot 1\% = 2.72 \%$$

where

- % TOL($V_{IT+(INB)}$) is the tolerance of the INB positive threshold.
- % ACC is the total tolerance of the $V_{MON(OV)}$ voltage.
- % TOL_R is the tolerance of the resistors selected.

(9)

(8)

6. When the outputs switch to the high-Z state, the rise time of the OUTA or OUTB node depends on the pullup resistance and the capacitance on the node. Choose pull-up resistors that satisfy the downstream timing requirements; $100-k\Omega$ resistors are a good choice for low-capacitive loads.

8.2.3 Application Curve



Figure 26. 24-V Window Monitor Output Response



9 Power Supply Recommendations

The TPS3701 has a 40-V absolute maximum rating on the VDD pin, with a recommended operating condition of 36 V. If the voltage supply that is providing power to VDD is susceptible to any large voltage transient that may exceed 40 V, or if the supply exhibits high voltage slew rates greater than 1 V/µs, take additional precautions. Place an RC filter between the supply and VDD to filter any high-frequency transient surges on the VDD pin. A 100- Ω resistor and 0.01-µF capacitor is required in these cases, as shown in Figure 27.



Figure 27. Using an RC Filter to Remove High-Frequency Disturbances on VDD



10 Layout

10.1 Layout Guidelines

- Place R₁, R₂, and R₃ close to the device to minimize noise coupling into the INA and INB nodes.
- Place the VDD decoupling capacitor close to the device.
- Avoid using long traces for the VDD supply node. The VDD capacitor (C_{VDD}), along with parasitic inductance from the supply to the capacitor, may form an LC tank and create ringing with peak voltages above the maximum VDD voltage. If this is unavoidable, see Figure 27 for an example of filtering VDD.

10.2 Layout Example



Figure 28. Recommended Layout

Texas Instruments

www.ti.com.cn

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

相关文档,请参见以下应用报告和用户指南(可从 TI 网站获取):

- 应用报告《将 TPS3700 用作负轨过压和欠压检测器》(SLVA600)。
- 应用报告《优化比较器输入上的电阻分压器》(SLVA450)。
- 用户指南《TPS3700EVM-114 评估模块》(SLVU683)。

11.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请查阅左侧的导航栏。



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3701DDCR	ACTIVE	SOT-23-THIN	DDC	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZABO	Samples
TPS3701DDCT	ACTIVE	SOT-23-THIN	DDC	6	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		ZABO	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION



*All dimensions are nominal



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3701DDCR	SOT- 23-THIN	DDC	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS3701DDCT	SOT- 23-THIN	DDC	6	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

7-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS3701DDCR	SOT-23-THIN	DDC	6	3000	213.0	191.0	35.0	
TPS3701DDCT	SOT-23-THIN	DDC	6	250	213.0	191.0	35.0	

DDC0006A



PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.



DDC0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DDC0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司