SDRAM

4M x 16 Bit x 4 Banks Synchronous DRAM

FEATURES

- JEDEC standard 3.3V power supply
- LVTTL compatible with multiplexed address
- Four banks operation
- · MRS cycle with address key programs
 - CAS Latency (2 & 3)
 - Burst Length (1, 2, 4, 8 & full page)
 - Burst Type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst Read single write operation
- DQM for masking
- · Auto & self refresh
- 64ms refresh period (8K cycle)
- · All Pb-free products are RoHS-Compliant

ORDERING INFORMATION

Product ID	Max Freq.	Package	Comments	
M12L2561616A-5TG2T	200MHz	TSOP II	Pb-free	
M12L2561616A-6TG2T	166MHz	TSOP II	Pb-free	
M12L2561616A-7TG2T	143MHz	TSOP II	Pb-free	
M12L2561616A-5BG2T	200MHz	BGA	Pb-free	
M12L2561616A-6BG2T	166MHz	BGA	Pb-free	
M12L2561616A-7BG2T	143MHz	BGA	Pb-free	

GENERAL DESCRIPTION

The M12L2561616A is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,194,304 words by 16 bits. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

PIN CONFIGURATION (TOP VIEW)

BALL CONFIGURATION (TOP VIEW)


(BGA54, 8mmX8mmX1mm Body, 0.8mm Ball Pitch)

(TSOPII 54L, 400	milX875mil	Body,	0.8mm Pin Pitch)
Vpd □	1	54] Vss
DQ0	2	53	DQ15
VddQ □	3	52] Vssq
DQ1 □	4	51	DQ14
DQ2 □	5	50] DQ13
Vssq □	6	49] VDDQ
DQ3 □	7	48	DQ12
DQ4 □	8	47] DQ11
Vddq □	9	46] Vssq
DQ5 🗖	10	45] DQ10
DQ6 □	11	44	DQ9
Vssq □	12	43] VDDQ
DQ7 🗖	13	42	DQ8
Vdd □	14	41] Vss
LDQM □	15	40	NC
WE 🗆	16	39] UDQM
CAS □	17	38] CLK
RAS □	18	37] CKE
<u>cs</u> □	19	36] A12
BA0 🗖	20	35] A11
BA1 🗖	21	34] A9
A10/AP	22	33] A8
A0 🗖	23	32] A7
A1 🗖	24	31] A6
A2 🗖	25	30] A5
Аз 🗖	26	29] A4
Vdd 🗖	27	28] Vss

	1	2	3	4	5	6	7	8	9
Α	vss	DQ15	VSSQ				VDDQ	(DQ0)	VDD
В	DQ14	DQ13	VDDQ				vssq	DQ2	DQ1
С	DQ12	(DQ11)	VSSQ				VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ				VSSQ	DQ6	DQ5
Е	DQ8	NC	vss				VDD	LDQM	DQ7
F	UDQM	CLK	CKE				\overline{CAS}	RAS	WE
G	(A12)	(A11)	(A9)				BA0	BA1	(cs)
н	(A8)	(A7)	(A6)				(A0)	(A1)	(A10)
J	vss	(A5)	A4				(A3)	A2	VDD
l									



BLOCK DIAGRAM



PIN DESCRIPTION

PIN	NAME	INPUT FUNCTION
CLK	System Clock	Active on the positive going edge to sample all inputs
CS	Chip Select	Disables or enables device operation by masking or enabling all inputs except CLK , CKE and L(U)DQM
CKE	Clock Enable	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior new command. Disable input buffers for power down in standby.
A0 ~ A12	Address	Row / column address are multiplexed on the same pins. Row address : RA0~RA12, column address : CA0~CA8
BA1, BA0	Bank Select Address	Selects bank to be activated during row address latch time. Selects bank for read / write during column address latch time.
RAS	Row Address Strobe	Latches row addresses on the positive going edge of the CLK with RAS low. (Enables row access & precharge.)
CAS	Column Address Strobe	Latches column address on the positive going edge of the CLK with CAS low. (Enables column access.)
WE	Write Enable	Enables write operation and row precharge. Latches data in starting from $\overline{\text{CAS}}$, $\overline{\text{WE}}$ active.
L(U)DQM	Data Input / Output Mask	Makes data output Hi-Z, t _{SHZ} after the clock and masks the output. Blocks data input when L(U)DQM active.
DQ0 ~ DQ15	Data Input / Output	Data inputs / outputs are multiplexed on the same pins.
V _{DD} / V _{SS}	Power Supply / Ground	Power and ground for the input buffers and the core logic.
V _{DDQ} / V _{SSQ}	Data Output Power / Ground	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	No Connection	This pin is recommended to be left No Connection on the device.

Revision: 1.0

2/45



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1.0 ~ 4.0	V
Voltage on VDD supply relative to VSS	V_{DD},V_{DDQ}	-1.0 ~ 4.0	V
Operating ambient temperature	T _A	0 ~ +70	°C
Storage temperature	T _{STG}	-55 ~ + 150	°C
Power dissipation	P _D	1	W
Short circuit current	los	50	mA

Permanent device damage may occur if ABSOLUTE MAXIMUM RATING are exceeded. Note:

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITION

Recommended operating conditions (Voltage referenced to $V_{SS} = 0V$)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply voltage	V_{DD}, V_{DDQ}	3.0	3.3	3.6	V	
Input logic high voltage	V _{IH}	2.0	3.0	VDD+0.3	V	1
Input logic low voltage	V _{IL}	-0.3	0	0.8	V	2
Output logic high voltage	V _{OH}	2.4	-	-	V	Iон = -2mA
Output logic low voltage	V _{OL}	-	-	0.4	V	IoL = 2mA
Input leakage current	I _{IL}	-5	-	5	μΑ	3
Output leakage current	I _{OL}	-5	-	5	μΑ	4

Note:

- 1. $V_{IH}(max) = 4.0V$ AC for pulse width < 1/10 * CLK pulse width.
- 2. $V_{IL}(min) = -1.0V$ AC for pulse width < 1/10 * CLK pulse width.
- 3. Any input $0V \le V_{IN} \le V_{DD}$, all other pins are not under test = 0V. 4. Dout is disabled, $0V \le V_{OUT} \le V_{DD}$.

CAPACITANCE ($V_{DD} = 3.3V$, $T_A = 25 \,^{\circ}\text{C}$, f = 1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0 ~ A12, BA0 ~ BA1)	C _{IN1}	2	5	pF
Input capacitance (CLK)	C _{CLK}	2	5	pF
Input capacitance (CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ & L(U)DQM)	C _{IN2}	2	5	pF
Data input/output capacitance (DQ0 ~ DQ15)	Соит	2	5	pF

Publication Date: Aug. 2019 Revision: 1.0 3/45



DC CHARACTERISTICS

Recommended operating condition unless otherwise noted

Parameter	Symbol	Test Condition		Version		Unit	Note
T dramotor	Cymbol	rost continue	-5	-6	-7	0	Itoto
Operating Current (One Bank Active)	I _{CC1}	Burst Length = 2, $t_{RC} = t_{RC}(min)$, $I_{OL} = 0$ mA	65	60	55	mA	1,2
Precharge Standby Current in power-down	I _{CC2P}	$CKE = V_{IL}(max), t_{CC} = 10ns$		4		mA	
mode	I _{CC2PS}	CKE & CLK= V_{IL} (max), $t_{CC} = \infty$		4		mA	
Precharge Standby Current in non	I _{CC2N}	CKE=V _{IH} (min), \overline{CS} = V _{IH} (min), t _{CC} = 10ns Input signals are changed one time during 2CLK		15		mA	
power-down mode	I _{CC2NS}	CKE=V _{IH} (min), CLK=V _{IL} (max), $t_{CC} = \infty$ input signals are stable			mA		
Active Standby	I _{CC3P}	CKE=V _{IL} (max), t _{CC} =10ns		18			
Current in power-down mode	I _{CC3PS}	CKE & CLK= V_{IL} (max), $t_{CC} = \infty$		mA			
Active Standby Current in non power-down mode	I _{CC3N}	CKE \geq V _{IH} (min), \overline{CS} \geq V _{IH} (min), t _{CC} = 15ns Input signals are changed one time during 2 CLKs All other pins \geq V _{DD} -0.2V or \leq 0.2V	28			mA	
(One Bank Active)	I _{CC3NS}	CKE= V_{IH} (min), CLK= V_{IL} (max), $t_{CC} = \infty$ input signals are stable	20			-6 -7 60 55 mA 1,2 4 mA 4 mA 15 mA mA 18 18 mA mA 18 28 mA mA 1,2 20 mA 1,2 80 70 mA 1,2	
Operating Current (Burst Mode)	I _{CC4}	I _{OL} = 0 mA, Page Burst, 4 Banks activated, t _{CCD} = 2 CLKs	85	80	70	mA	1,2
Refresh Current	I _{CC5}	$t_{RFC} \ge t_{RFC}(min)$	80	75	70	mA	
Self Refresh Current	I _{CC6}	CKE=0.2V		4		mA	


Note: 1. Measured with outputs open.

2. Input signals are changed one time during 2 CLKs.



AC OPERATING TEST CONDITIONS ($V_{DD} = 3.3V \pm 0.3V$)

Parameter	Value	Unit
Input levels (Vih/Vil)	2.4/0.4	V
Input timing measurement reference level	1.4	V
Input rise and fall-time	tr/tf = 1/1	ns
Output timing measurement reference level	1.4	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit

(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parar	neter		Symbol		Version		Unit	Note
			- Cy	-5	-6	-7]	11010
Row active to row	active d	elay	t _{RRD} (min)	10	12	14	ns	1
RAS to CAS de	elay		t _{RCD} (min)	15	18	20	ns	1
Row precharge tin	ne		t _{RP} (min)	15	18	20	ns	1
Row active time			t _{RAS} (min)	40	42	45	ns	1
Now delive time	Trow dollyo timo		t _{RAS} (max)		us			
Row cycle time	@ Op	erating	t _{RC} (min)	55	60	63	ns	1
Them eyele time	@ Aut	o refresh	t _{RFC} (min)	55	60	63	ns	1,5
Last data in to col.	. addres	s delay	t _{CDL} (min)		1	•	CLK	2
Last data in to row	ast data in to row precharge t _R		t _{RDL} (min)		3		CLK	2
Last data in to bur	st stop		t _{BDL} (min)		CLK	2		
Col. address to co	l. addres	ss delay	t _{CCD} (min)		CLK	3		
Refresh period (8,	efresh period (8,192 rows) t _{REF} (t _{REF} (max)		ms	6		
Number of valid	Number of valid		atency = 3		2			4
Output data		CAS la	atency = 2		1		ea	4

Note: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. A new command may be given $t_{\mbox{\scriptsize RFC}}$ after self refresh exit.
- 6. A maximum of eight consecutive AUTO REFRESH commands (with t_{RFCmin}) can be posted to any given SDRAM, and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8x7.8 µs.)



AC CHARACTERISTICS (AC operating condition unless otherwise noted)

Paran	neter	Symbol	-	-5		6	-7		Unit	Note
, uiuii			Min	Max	Min	Max	Min	Max	0	11010
CLIV avalations	CAS latency = 3		5	4000	6	4000	7	1000		4
CLK cycle time	CAS latency = 2	t _{CC}	10	1000	10	1000	10	1000	ns	1
CLK to valid	CAS latency = 3	t _{SAC}		4.5		5.4		5.4	ns	1,2
output delay	CAS latency = 2	ISAC		4.5		5.4		5.4	113	1,2
Output data	CAS latency = 3	4	2		2		2		ns	2
hold time	CAS latency = 2	tон	2		2		2		115	
CLK high pulse wid	th	t _{CH}	2		2.5		2.5		ns	3
CLK low pulse width	า	t _{CL}	2		2.5		2.5		ns	3
Input setup time		t _{SS}	1.5		1.5		1.5		ns	3
Input hold time		t _{SH}	0.8		0.8		0.8		ns	3
CLK to output in Lo	w-Z	t _{SLZ}	1		1		1		ns 2	
CLK to output	CAS latency = 3	to		4.5		5.4		5.4	ns	
in Hi-Z	CAS latency = 2	t _{SHZ}		4.5		5.4		5.4	1115	

Note:

- 1. Parameters depend on programmed CAS latency.
- 2. If clock rising time is longer than 1ns. (tr/2 0.5) ns should be considered.
- 3. Assumed input rise and fall time (tr & tf) =1ns.

If tr & tf is longer than 1ns. transient time compensation should be considered.

i.e., [(tr + tf)/2 - 1] ns should be added to the parameter.



SIMPLIFIED TRUTH TABLE

(COMMAND			CKEn	cs	RAS	CAS	WE	DQM	BA0, BA1	A10/AP	A12~A11, A9~A0	Note
Register	Mode Registe	er set	Н	Х	L	L	L	L	Х		OP CO	DE	1,2
_	Auto Refresh	Entry	Н	H	L	L	L	Н	Х		Х		3
Refresh	Self Refresh	Exit	L	Н	L	H X	H	H	X	X			3
Bank A	 ctive & Row Ad	dr.	Н	Х	L	L	^ H	^	X	V	Row	Address	3
Read &		arge Disable	Н	X	L	Н	L			V	L	Column	4
Column Address	Auto Prech	arge Enable] "	^	-			П	^	V	Н	(A0~A8)	4,5
Write &	Auto Prech	arge Disable	Н	X	L	Н	L	L	Х	V	L	Column	4
Column Address	Auto Precharge Enable			^	-		1	-		,	Н	(A0~A8)	4,5
	Burst Stop		Н	Х	L	Н	Н	L	Х		Х		6
Drachargo	Bank Selec	Bank Selection All Banks		X	L	١,	Н		X	V	L	Х	
Precharge	All Banks			^	L	L		L	^	Χ	н ^		
		Entry	Н	L	Н	Χ	Х	Х	χ				
Clock Suspend of Active Power Do		Litty	''		L	V	V	V	^		X		
		Exit	L	Н	Х	Χ	Х	Х	Х				
		Enter (-		Н	Х	Х	Х					
Drocharga Dawa	r Down Mada	Entry	Н	L	L	Н	Н	Н	X				
Precharge Powe	r Down Mode	Exit	,	Н	Н	Х	Х	Х	Х		Х		
		EXIL	L		L	٧	V	V	_^				
DQM			Н			Х			V		Х		7
No Operating Co	mmand		Н	X	Н	Χ	Х	Х	X		Х		
The operating of					L	Н	Н	Н] ^`	^			

(V = Valid, X = Don't Care. H = Logic High, L = Logic Low)

Note: 1.OP Code: Operating Code

A0~A12 & BA0~BA1: Program keys. (@ MRS)

- 2.MRS can be issued only at all banks precharge state.
 - A new command can be issued after 2 CLK cycles of MRS.
- 3. Auto refresh functions are as same as CBR refresh of DRAM.
- The automatical precharge without row precharge of command is meant by "Auto".
- Auto/self refresh can be issued only at all banks idle state.
- 4.BA0~BA1: Bank select addresses.
 - If BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.
 - If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.
 - If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.
 - If BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected
 - If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.
- 5. During burst read or write with auto precharge, new read/write command can not be issued.
 - Another bank read/write command can be issued after the end of burst.
 - New row active of the associated bank can be issued at t_{RP} after the end of burst.
- 6.Burst stop command is valid at every burst length.
- 7.DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after.(Read DQM latency is 2)



MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA0~BA1	A12~A10/AP	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
Function	RFU	RFU	W.B.L.	Т	М	CA	S Late	ncy	BT	Bu	rst Len	gth

	Te	est Mode		CAS	Laten	су	Bu	rst Type			Burst	Length	
A8	A7	Туре	A6	A5	A4	Latency	А3	Туре	A2	A1	A0	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2
1	0	Reserved	0	1	0	2			0	1	0	4	4
1	1 Reserved		0	1	1	3			0	1	1	8	8
	Write Burst Length		1	0	0	Reserved			1	0	0	Reserved	Reserved
A9	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	1 Single Bit			1	1	Reserved			1	1	1	Full Page	Reserved

Full Page Length: 512

1. RFU (Reserved for future use) should stay "0" during MRS cycle. Note:

2. If A9 is high during MRS cycle, "Burst Read single write" function will be enabled.

Elite Semiconductor Microelectronics Technology Inc.

8/45



BURST SEQUENCE (BURST LENGTH = 4)

Initial A	Address		Segu	ential		Interleave					
A1	A0		Sequ	Cilliai							
0	0	0	1	2	3	0	1	2	3		
0	1	1	2	3	0	1	0	3	2		
1	0	2	3	0	1	2	3	0	1		
1	1	3	0	1	2	3	2	1	0		

BURST SEQUENCE (BURST LENGTH = 8)

Ini	tial Addre	ess				C	4!I							lustan	laaa			
A2	A1	A0				Sequ	ential				Interleave							
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0



DEVICE OPERATIONS

CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between $V_{\rm IL}$ and $V_{\rm IH}.$ During operation with CKE high all inputs are assumed to be in valid state (low or high) for the duration of setup and hold time around positive edge of the clock for proper functionality and $I_{\rm CC}$ specifications.

CLOCK ENABLE(CKE)

The clock enable (CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time same as other inputs), the internal clock suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + tss" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

BANK ADDRESSES (BA0~BA1)

This SDRAM is organized as four independent banks of 4,194,304 words x 16 bits memory arrays. The BA0~BA1 inputs are latched at the time of assertion of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select the bank to be used for the operation. The banks addressed BA0~BA1 are latched at bank active, read, write, mode register set and precharge operations.

ADDRESS INPUTS (A0~A12)

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 13 address input pins (A0~A12). The 13 row addresses are latched along with $\overline{\text{RAS}}$ and BA0~BA1 during bank active command. The 9 bit column addresses are latched along with $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA0~BA1 during read or with command.

NOP and DEVICE DESELECT

When \overline{RAS} , \overline{CAS} and \overline{WE} are high , The SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting \overline{CS} high. \overline{CS} high disables the command decoder so that \overline{RAS} , \overline{CAS} , \overline{WE} and all the address inputs are ignored.

POWER-UP

- 1.Apply power and start clock, Attempt to maintain CKE = "H", DQM = "H" and the other pins are NOP condition at the inputs.
- 2.Maintain stable power, stable clock and NOP input condition for minimum of 200us.
- 3.Issue precharge commands for all banks of the devices.
- 4. Issue 2 or more auto-refresh commands.
- 5.Issue a mode register set command to initialize the mode register.
 - cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

MODE REGISTER SET (MRS)

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on CS, RAS, CAS and WE (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins A0~A12 and BA0~BA1 in the same cycle as $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields into depending on functionality. The burst length field uses A0~A2, burst type uses A3, CAS latency (read latency from column address) use A4~A6, vendor specific options or test mode use A7~A8, A10/AP~A12 and BA0~BA1. The write burst length is programmed using A9. A7~A8, A10/AP~A12 and BA0~BA1 must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.

BANK ACTIVATE

The bank activate command is used to select a random row in an idle bank. By asserting low on \overline{RAS} and \overline{CS} with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of $t_{RCD}(min)$ from the time of bank activation. t_{RCD} is the internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing $t_{RCD}(min)$ with cycle time of the clock and then



DEVICE OPERATIONS (Continued)

rounding of the result to the next higher integer. The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high requiring some time for power supplies to recover before another bank can be sensed reliably. t_{RRD}(min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to t_{RCD} specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by $t_{RAS}(min)$. Every SDRAM bank activate command must satisfy $t_{RAS}(min)$ specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by t_{RAS}(max) and t_{RAS}(max) can be calculated similar to t_{RCD} specification.

BURST READ

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on CS and RAS with WE being high on the positive edge of the clock. The bank must be active for at least t_{RCD}(min) before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

BURST WRITE

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on CS, CAS and WE with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be complete by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and precharge the bank t_{RDL} after the last data input to be written into the active row. See DQM OPERATION also.

DQM OPERATION

The DQM is used mask input and output operations. It works similar to OE during operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interrupts of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is required. Please refer to DQM timing diagram also.

PRECHARGE

The precharge is performed on an active bank by asserting low on clock cycles required between bank activate and clock cycles required between bank activate and CS, RAS, WE and A10/AP with valid BA0~BA1 of the bank to be precharged. The precharge command can be asserted anytime after t_{RAS}(min) is satisfy from the bank active command in the desired bank. t_{RP} is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing t_{RP} with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by t_{RAS}(max). Therefore, each bank has to be precharge with t_{RAS}(max) from the bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to power-down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state.

AUTO PRECHARGE

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy t_{RAS}(min) and "t_{RP}" for the programmed burst length and CAS latency. The auto precharge command is issued at the same time as burst write by asserting high on A10/AP, the bank is precharge command is asserted. Once auto precharge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

FOUR BANKS PRECHARGE

Four banks can be precharged at the same time by using Precharge all command. Asserting low on \overline{CS} , \overline{RAS} , and WE with high on A10/AP after all banks have satisfied t_{RAS}(min) requirement, performs precharge on all banks. At the end of tRP after performing precharge all, all banks are in idle state.

11/45



DEVICE OPERATIONS (Continued)

AUTO REFRESH

The storage cells of SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on \overline{CS} , \overline{RAS} and \overline{CAS} with high on CKE and \overline{WE} . The auto refresh command can only be asserted with all banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by t_{RFC}(min). The minimum number of clock cycles required can be calculated by driving t_{RFC} with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The auto refresh cycle can be performed once in 7.8us.

SELF REFRESH

The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing is internally generated to reduce power consumption.

The self refresh mode is entered from all banks idle state by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} and CKE with

high on \overline{WE} . Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including clock are ignored to remain in the refresh.

The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of $t_{\rm RFC}$ before the SDRAM reaches idle state to begin normal operation. 8K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.

Publication Date: Aug. 2019 Revision: 1.0 12/45

COMMANDS CLK CKF Mode register set command CS RAS $(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{WE} = Low)$ CAS The M12L2561616A has a mode register that defines how the device operates. In this command, A0~A12, BA0 and BA1 are the data input pins. After power on, the WE mode register set command must be executed to initialize the device. The mode register can be set only when all banks are in idle state. BA0, BA1 During 2CLK following this command, the M12L2561616A cannot accept any other commands. A10 Add Fig. 1 Mode register set command CLK **Activate command** CKF $(\overline{CS}, \overline{RAS} = Low, \overline{CAS}, \overline{WE} = High)$ CS RAS The M12L2561616A has four banks, each with 8,192 rows. This command activates the bank selected by BA1 and BA0 (BS) and a row CAS address selected by A0 through A12. This command corresponds to a conventional DRAM's RAS falling. WE BA0, BA1 A10 Add Fig. 2 Row address strobe and bank active command **Precharge command** CLK $(\overline{CS}, \overline{RAS}, \overline{WE} = Low, \overline{CAS} = High)$ CKE This command begins precharge operation of the bank selected by BA1 and BA0 CS (BS). When A10 is High, all banks are precharged, regardless of BA1 and BA0. When A10 is Low, only the bank selected by BA1 and BA0 is precharged. RAS After this command, the M12L2561616A can't accept the activate command to CAS the precharging bank during t_{RP} (precharge to activate command period). This command corresponds to a conventional DRAM's RAS rising. WE BA0, BA1 (Bank select) (Precharge select)

Add

Write command

 $(\overline{CS}, \overline{CAS}, \overline{WE} = Low, \overline{RAS} = High)$

If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst can be input with this command with subsequent data on following clocks.




Fig. 4 Column address and write command

Read command

 $(\overline{CS}, \overline{CAS} = Low, \overline{RAS}, \overline{WE} = High)$

Read data is available after $\overline{\text{CAS}}$ latency requirements have been met. This command sets the burst start address given by the column address.




Fig. 5 Column address and read command

CBR (auto) refresh command

 $(\overline{CS}, \overline{RAS}, \overline{CAS} = Low, \overline{WE}, CKE = High)$

This command is a request to begin the CBR refresh operation. The refresh address is generated internally.

Before executing CBR refresh, all banks must be precharged.

After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command.

During t_{RFC} period (from refresh command to refresh or activate command), the M12L2561616A cannot accept any other command.




Fig. 6 Auto refresh command

Self refresh entry command

 $(\overline{CS}, \overline{RAS}, \overline{CAS}, \overline{CKE} = Low, \overline{WE} = High)$

After the command execution, self refresh operation continues while CKE remains low. When CKE goes to high, the M12L2561616A exits the self refresh mode.

During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control.

Before executing self refresh, all banks must be precharged.




Fig. 7 Self refresh entry command

Burst stop command

 $(\overline{CS}, \overline{WE} = Low, \overline{RAS}, \overline{CAS} = High)$

This command terminates the current burst operation. Burst stop is valid at every burst length.




Fig. 8 Burst stop command

No operation

 $(\overline{CS} = Low, \overline{RAS}, \overline{CAS}, \overline{WE} = High)$

This command is not an execution command. No operations begin or terminate by this command.





Fig. 9 No operation




BASIC FEATURE AND FUNCTION DESCRIPTIONS

1. CLOCK Suspend








*Note: 1. CKE to CLK disable/enable = 1CLK.

2. DQM masks data out Hi-Z after 2CLKs which should masked by CKE "L".

3. DQM masks both data-in and data-out.



3. CAS Interrupt (I)




*Note: 1. By "interrupt" is meant to stop burst read/write by external before the end of burst.

By " CAS interrupt", to stop burst read/write by CAS access; read and write.


- 2. t_{CCD}: CAS to CAS delay. (=1CLK)
- 3. t_{CDL} : Last data in to new column address delay. (=1CLK)



4. CAS Interrupt (II): Read Interrupted by Write & DQM








*Note: 1. To prevent bus contention, there should be at least one gap between data in and data out.

5. Write Interrupted by Precharge & DQM




*Note: 1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.


- 2. To inhibit invalid write, DQM should be issued.
- 3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of four banks operation.



6. Precharge



7. Auto Precharge




*Note: 1. t_{RDL}: Last data in to row precharge delay.

- 2. Number of valid output data after row precharge: 1, 2 for CAS Latency = 2, 3 respectively.
- 3. The row active command of the precharge bank can be issued after t_{RP} from this point. The new read/write command of other activated bank can be issued from this point. At burst read/write with auto precharge, CAS interrupt of the same/another bank is illegal.



8. Burst Stop & Interrupted by Precharge



9. MRS



*Note: 1. t_{BDL}: 1 CLK; Last data in to burst stop delay.


Read or write burst stop command is valid at every burst length.

- 2. Number of valid output data after burst stop: 1, 2 for CAS latency = 2, 3 respectively.
- 3. Write burst is terminated. t_{BDL} determinates the last data write.
- 4. DQM asserted to prevent corruption of locations D2 and D3.
- 5. Precharge can be issued here or earlier (satisfying t_{RAS} min delay) with DQM.
- 6. PRE: All banks precharge, if necessary.


MRS can be issued only at all banks precharge state.



10. Clock Suspend Exit & Power Down Exit



11. Auto Refresh & Self Refresh



*Note:

- 1. Active power down: one or more banks active state.
- 2. Precharge power down: all banks precharge state.
- The auto refresh is the same as CBR refresh of conventional DRAM.
 No precharge commands are required after auto refresh command.
 During t_{RFC} from auto refresh command, any other command can not be accepted.
- 4. Before executing auto/self refresh command, all banks must be idle state.
- 5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
- 6. During self refresh entry, refresh interval and refresh operation are performed internally. After self refresh entry, self refresh mode is kept while CKE is low. During self refresh entry, all inputs expect CKE will be don't cared, and outputs will be in Hi-Z state. For the time interval of t_{RFC} from self refresh exit command, any other command can not be accepted. 8K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.



12. About Burst Type Control

Basic	Sequential Counting	At MRS A3 = "0". See the BURST SEQUENCE TABLE. (BL = 4,8) BL = 1, 2, 4, 8 and full page.					
MODE	Interleave Counting	At MRS A3 = "1". See the BURST SEQUENCE TABLE. (BL = 4,8) BL = 4, 8 At BL = 1, 2 interleave Counting = Sequential Counting					
Random MODE	Random Column Access t _{CCD} = 1 CLK	Column Access					

13. About Burst Length Control

	1	At MRS A210 = "000" At auto precharge. t _{RAS} should not be violated.
Basic	2	At MRS A210 = "001" At auto precharge. t _{RAS} should not be violated.
MODE	4	At MRS A210 = "010"
	8	At MRS A210 = "011"
	Full Page	At MRS A210 = "111" At the end of the burst length, burst is warp-around.
Special MODE	BRSW	At MRS A9 = "1" Read burst = 1,2,4,8, full page write burst =1 At auto precharge of write, t _{RAS} should not be violated.
Random MODE	Burst Stop	t _{BDL} = 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. Using burst stop command, any burst length control is possible.
Interrupt	RAS Interrupt (Interrupted by Precharge)	Before the end of burst. Row precharge command of the same bank stops read /write burst with auto precharge. t _{RDL} = 1 with DQM , Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. During read/write burst with auto precharge, RAS interrupt can not be issued.
MODE	CAS Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, CAS interrupt can not be issued.



FUNCTION TRUTH TABLE (TABLE 1)

Current State	cs	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Χ	Χ	Χ	Х	X	NOP	
	L	Н	Н	Н	Х	Х	NOP	
	L	Н	Н	L	Х	X	ILLEGAL	2
IDLE	L	Н	L	Χ	BA	CA, A10/AP	ILLEGAL	2
	L	L	Н	Н	BA	RA	Row (&Bank) Active ; Latch RA	
	L	L	Н	L.	BA	A10/AP	NOP	4
	L	L	L	Η.	X	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
	H	X	X	X	X	X	NOP	
	L-	H	H	Η.	X	Х	NOP	
D	L	H	H	L	X	X	ILLEGAL CA a determine AB	2
Row	L	H	L	Η-	BA BA	CA, A10/AP CA, A10/AP	Begin Read ; latch CA ; determine AP Begin Write ; latch CA ; determine AP	
Active	<u>L</u>	H L	L H	L H	BA BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	Precharge	
	L	L	L	X	X	X	ILLEGAL	
	Н	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
	L	H	H	H	X	X	NOP (Continue Burst to End → Row Active)	
	L	H	H	L	X	X	Term burst → Row active	
Read	Ĺ	H	1	Н	BA	CA, A10/AP	Term burst, New Read, Determine AP	
Neau	L	H	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	Н	Н	BA	RA	ILLEGAL	2
	ᆫ	L	H	L	BA	A10/AP	Term burst, Precharge timing for Reads	
	Ī	L	L	X	X	X	ILLEGAL	
	Н	X	X	X	X	X	NOP (Continue Burst to End → Row Active)	
	i i	Н	H	H	X	X	NOP (Continue Burst to End → Row Active)	
	Ē	Н	Н	L	X	X	Term burst → Row active	
Write	L	Н	L	Н	BA	CA, A10/AP	Term burst, New Read, Determine AP	3
	L	Н	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	Term burst, Precharge timing for Writes	3
	L	L	L	Х	Χ	Х	ILLEGAL	
	Н	Х	Х	Х	Χ	Х	NOP (Continue Burst to End → Row Active)	
Read with	L	Н	Н	Η	Χ	X	NOP (Continue Burst to End → Row Active)	
Auto	L	Н	Н	L	Χ	X	ILLEGAL	
Precharge	L	Н	L	Х	BA	CA, A10/AP	ILLEGAL	
	L	L	Н	Х	BA	RA, RA10	ILLEGAL	2
	L	L	L	X	Х	X	ILLEGAL	
	Н	Х	Х	X	Х	X	NOP (Continue Burst to End → Row Active)	
Write with	L	Н	Н	Н	Х	X	NOP (Continue Burst to End → Row Active)	
Auto	L	Н	Н	L	Х	X	ILLEGAL	
Precharge	L	Н	L	Χ	BA	CA, A10/AP	ILLEGAL	
	L	L	Н	Χ	BA	RA, RA10	ILLEGAL	2
	L	L	L	X	Χ	X	ILLEGAL	



Current State	cs	RAS	CAS	WE	ВА	ADDR	ACTION	Note
	Н	Х	Х	Х	Χ	Х	NOP → Idle after t _{RP}	
Read with	L	Н	Н	Н	Χ	Х	NOP → Idle after t _{RP}	
Auto	L	Н	Н	L	Χ	Х	ILLEGAL	2
Precharge	L	Н	L	Х	BA	CA	ILLEGAL	2
	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	NOP → Idle after t _{RP}	4
	L	L	L	Х	Χ	Х	ILLEGAL	
	Н	Х	Х	Х	Χ	Х	NOP → Row Active after t _{RCD}	
	L	Н	Н	Н	Χ	Х	NOP → Row Active after t _{RCD}	
Row	L	Н	Н	L	Χ	Х	ILLEGAL	2
Activating	L	Н	L	Х	BA	CA	ILLEGAL	2
_	L	L	Н	Н	BA	RA	ILLEGAL	2
	L	L	Н	L	BA	A10/AP	ILLEGAL	2
	L	L	L	Х	Χ	X	ILLEGAL	
	Н	Х	Х	Х	Χ	Х	NOP → Idle after t _{RFC}	
	L	Н	Н	Х	Χ	X	NOP → Idle after t _{RFC}	
Refreshing	L	Н	L	Χ	Χ	X	ILLEGAL	
_	L	L	Н	Х	Χ	X	ILLEGAL	
	L	L	L	Х	Χ	X	ILLEGAL	
	Н	Х	Х	Х	Χ	X	NOP → Idle after 2clocks	
Mode	L	Н	Н	Н	Χ	X	NOP → Idle after 2clocks	
Register	L	Н	Н	L	Χ	X	ILLEGAL	
Accessing	L	Н	L	Х	Χ	X	ILLEGAL	
	L	L	Х	Χ	Χ	Х	ILLEGAL	

Abbreviations: RA = Row Address BA = Bank Address

NOP = No Operation Command CA = Column Address AP = Auto Precharge

Note: 1. All entries assume the CKE was active (High) during the precharge clock and the current clock cycle.

- 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BA, depending on the state of the bank.
- 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 4. NOP to bank precharge or in idle state. May precharge bank indicated by BA (and A10/AP).
- 5. Illegal if any bank is not idle.



FUNCTION TRUTH TABLE (TABLE2)

Current State	CKE (n-1)	CKE n	cs	RAS	CAS	WE	ADDR	ACTION	Note
	Н	Χ	Χ	Х	Х	Χ	Χ	INVALID	
	L	Н	Н	Х	Х	Χ	Χ	Exit Self Refresh → Idle after t _{RFC} (ABI)	6
Self	L	Н	L	Н	Н	Н	Χ	Exit Self Refresh → Idle after t _{RFC} (ABI)	6
Refresh	L	Н	L	Н	Н	L	Χ	ILLEGAL	
	L	Н	L	Н	L	Χ	Χ	ILLEGAL	
	L	Н	L	L	Х	Χ	Χ	ILLEGAL	
	L	L	Χ	Х	Х	Χ	Χ	NOP (Maintain Self Refresh)	
	Н	Х	Χ	Х	Х	Χ	Χ	INVALID	
All	L	Н	Н	Х	Х	Χ	Χ	Exit Self Refresh → ABI	7
Banks	L	Н	L	Н	Н	Н	Χ	Exit Self Refresh → ABI	7
Precharge	L	Н	L	Н	Н	L	Χ	ILLEGAL	
Power	L	Н	L	Н	L	Χ	Χ	ILLEGAL	
Down	L	Н	L	L	Χ	Χ	Χ	ILLEGAL	
	L	L	Χ	Х	Х	Χ	Χ	NOP (Maintain Low Power Mode)	
	Н	Н	Χ	Х	Х	Χ	Χ	Refer to Table1	
	Н	L	Н	Х	Х	Χ	Χ	Enter Power Down	8
	Н	L	L	Н	Н	Н	Χ	Enter Power Down	8
	Н	L	L	Н	Н	L	Χ	ILLEGAL	
All	Н	L	L	Н	L	Χ	Χ	ILLEGAL	
Banks	Н	L	L	L	Н	Н	RA	Row (& Bank) Active	
Idle	Н	L	L	L	L	Н	Χ	Enter Self Refresh	8
	Н	L	L	L	L	L	OP Code	Mode Register Access	
	L	L	Χ	Χ	Χ	Χ	Χ	NOP	
Any State	Н	Η	Χ	Х	Χ	Χ	Χ	Refer to Operations in Table 1	
other than	Н	L	Χ	Х	Χ	Χ	Χ	Begin Clock Suspend next cycle	9
Listed	L	Η	Χ	Х	Χ	Χ	Χ	Exit Clock Suspend next cycle	9
above	L	L	Χ	Х	Χ	Χ	Χ	Maintain Clock Suspend	

Abbreviations: ABI = All Banks Idle, RA = Row Address

*Note: 6.CKE low to high transition is asynchronous.

7.CKE low to high transition is asynchronous if restart internal clock.


A minimum setup time $1CLK + t_{SS}$ must be satisfy before any command other than exit.

8. Power down and self refresh can be entered only from the all banks idle state.

9. Must be a legal command.



Single Bit Read-Write-Read Cycle (Same Page) @ CAS Latency = 3, Burst Length = 1



:Don't Care



Note:

- 1. All input expect CKE & DQM can be don't care when $\overline{\text{CS}}$ is high at the CLK high going edge.
- 2. Bank active @ read/write are controlled by BA0~BA1.

BA0	BA1	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command


A10/AP	BA0	BA1	Operating
	0	0	Disable auto precharge, leave A bank active at end of burst.
0	0	1	Disable auto precharge, leave B bank active at end of burst.
	1	0	Disable auto precharge, leave C bank active at end of burst.
	1	1	Disable auto precharge, leave D bank active at end of burst.
	0	0	Enable auto precharge, precharge bank A at end of burst.
1	0	1	Enable auto precharge, precharge bank B at end of burst.
	1	0	Enable auto precharge, precharge bank C at end of burst.
	1	1	Enable auto precharge, precharge bank D at end of burst.

4. A10/AP and BA0~BA1 control bank precharge when precharge is asserted.

A10/AP	BA0	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	Х	Х	All Banks



Power Up Sequence




Elite Semiconductor Microelectronics Technology Inc.

Revision: 1.0

29/45



Read & Write Cycle at Same Bank @ Burst Length = 4




*Note:

- 1. Minimum row cycle times is required to complete internal DRAM operation.
- 2. Row precharge can interrupt burst on any cycle. [CAS Latency-1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z (t_{SHZ}) after the clock.
- 3. Output will be Hi-Z after the end of burst. (1, 2, 4, 8 & Full page bit burst)



Page Read & Write Cycle at Same Bank @ Burst Length = 4




Note: 1. To Write data before burst read ends. DQM should be asserted three cycles prior to write command to avoid bus contention.

2. Row precharge will interrupt writing. Last data input, t_{RDL} before row precharge , will be written.

3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.



Page Read Cycle at Different Bank @ Burst Length = 4




Note: 1. $\overline{\text{CS}}$ can be don't cared when $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ are high at the clock high going edge.

2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.



Page Write Cycle at Different Bank @ Burst Length = 4




: Don't care

*Note: 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.

2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.




Read & Write Cycle at Different Bank @ Burst Length = 4



*Note: 1. t_{CDL} should be met to complete write.




Read & Write cycle with Auto Precharge @ Burst Length = 4





Clock Suspension & DQM Operation Cycle @ CAS Latency = 2, Burst Length = 4




:Don't Care

*Note: 1. DQM is needed to prevent bus contention



Read interrupted by Precharge Command & Read Burst Stop Cycle @ Burst Length = Full page



*Note: 1. About the valid DQs after burst stop, it is same as the case of RAS interrupt.

Both cases are illustrated above timing diagram. See the label 1, 2 on them.


But at burst write, Burst stop and RAS interrupt should be compared carefully.

Refer the timing diagram of "Full page write burst stop cycles".

2. Burst stop is valid at every burst length.



Write interrupted by Precharge Command & Write Burst Stop Cycle @ Burst Length = Full page



*Note: 1. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of t_{RDL}.


DQM at write interrupted by precharge command is needed to prevent invalid write.

DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

2. Burst stop is valid at every burst length.



Active/Precharge Power Down Mode @ CAS Latency = 2, Burst Length = 4




*Note: 1. All banks should be in idle state prior to entering precharge power down mode.

- 2. CKE should be set high at least 1CLK + t_{SS} prior to Row active command.
- 3. Can not violate minimum refresh specification.



Self Refresh Entry & Exit Cycle



: Don't care

*Note:


TO ENTER SELF REFRESH MODE

- 1. CS, RAS & CAS with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low".
 - cf.) Once the device enters self refresh mode, minimum t_{RAS} is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- 5. CS starts from high.
- 6. Minimum t_{RFC} is required after CKE going high to complete self refresh exit.
- 7. 8K cycles of burst auto refresh is required immediately before self refresh entry and immediately after self refresh exit.





All banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.


MODE REGISTER SET CYCLE

*Note: 1. $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, & $\overline{\text{WE}}$ activation at the same clock cycle with address key will set internal mode register.

- 2. Minimum 2 clock cycles should be met before new RAS activation.
- 3. Please refer to Mode Register Set table.



PACKING DIMENSIONS 54-LEAD TSOP(II) SDRAM (400mil) (1:3)



Symbol	Dimension in mm			Dimension in inch			
	Min	Norm	Max	Min	Norm	Max	
Α			1.20			0.047	
A1	0.05	0.10	0.15	0.002	0.004	0.006	
A2	0.95	1.00	1.05	0.037	0.039	0.041	
b	0.30		0.45	0.012		0.018	
b1	0.30	0.35	0.40	0.012	0.014	0.016	
С	0.12		0.21	0.005		0.008	
c1	0.10	0.127	0.16	0.004	0.005	0.006	
D	22.22 BSC			0.875 BSC			
E	11.76 BSC			0.463 BSC			
E1	10.16 BSC			0.400 BSC			
L	0.40	0.50	0.60	0.016	0.020	0.024	
L1	0.80 REF			0.031 REF			
е	0.80 BSC			0.031 BSC			
Y			0.1			0.004	
Θ	0°		8°	0 °		8°	


Controlling dimension : Millimeter

(Revision date : May 25 2012)



PACKING DIMENSIONS

54-BALL SDRAM (8x8 mm)



Symbol	Dimension in mm			Dimension in inch		
	Min	Norm	Max	Min	Norm	Max
Α			1.00			0.039
A_1	0.20	0.25	0.30	0.008	0.010	0.012
A ₂	0.61	0.66	0.71	0.024	0.026	0.028
Φ_{b}	0.30	0.35	0.40	0.012	0.014	0.016
D	7.90	8.00	8.10	0.311	0.315	0.319
Е	7.90	8.00	8.10	0.311	0.315	0.319
D_1		6.40			0.252	
E ₁		6.40			0.252	
е		0.80			0.031	

Controlling dimension : Millimeter.



Revision History

Revision	Date	Description	
0.1	2018.07.24	Original	
0.2	2019.05.03	Update the capacitance Modify the specification of ICC3P/ICC3PS Modify tSAC / tSHZ (max) for speed grade -5 (CL3) and tOH (min) for speed grade -6/-7	
0.3	2019.07.30	Modify the specification of ICC	
1.0	2019.08.22	Delete Preliminary	



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.