Features


- Low-voltage and Standard-voltage Operation
 - $-1.8 (V_{CC} = 1.8V \text{ to } 5.5V)$
- Internally Organized 128 x 8 (1K)
- Two-wire Serial Interface
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 1 MHz (5V), 400 kHz (1.8V, 2.5V, 2.7V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 8-byte Page (1K) Write Modes
- Partial Page Writes Allowed
- Self-timed Write Cycle (5 ms max)
- · High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), 5-lead SOT23, 8-lead TSSOP and 8-ball dBGA2 Packages
- Lead-free/Halogen-free
- Die Sales: Wafer Form and Tape and Reel


Description

The AT24C01B provides 1024 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 128 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT24C01B is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), 5-lead SOT23, 8-lead TSSOP, and 8-ball dBGA2 packages and is accessed via a Two-wire serial interface. In addition, the AT24C01B is available in 1.8V (1.8V to 5.5V) version.

Table 0-1. Pin Configuration

Pin Name	Function X
A0 - A2	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
GND	Ground
VCC	Power Supply







Two-wire Serial EEPROM

1K (128 x 8)

AT24C01B








Absolute Maximum Ratings

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage
DC Output Current

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 0-1. Block Diagram



Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is opendrain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the AT24C01B. As many as eight 1K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

WRITE PROTECT (WP): The AT24C01B has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to ground (GND). When the write protect pin is connected to V_{CC}, the write protection feature is enabled and operates as shown in Table 1-1.

Table 1-1. **Write Protect**

, ,	(GND). When the write protect pin is connected to V _{CC} , the write protect and operates as shown in Table 1-1.					
Table 1-1.	Write Protect	26,2				
	Part of the Array Protected	۷,5				
WP Pin		0,7				
Status	24C01B	20				
At V _{CC}	Full (1K) Array	X 3				
At GND	Normal Read/Write Operations					
anization	1000.					

Memory Organization 2.

AT24C01B, 1K SERIAL EEPROM: Internally organized with 16 pages of 8 bytes each, the 1K requires an 7-bit data word address for random word addressing. (See Figure 8-2 on page 10)





Table 2-1. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25$ °C, f = 1.0 MHz, $V_{CC} = +1.8$ V

Symbol	Symbol Test Condition		Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN}	Input Capacitance (A ₀ , A ₁ , A ₂ , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 2-2.DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V _{CC1}	Supply Voltage		1.8		5.5	V
V _{CC2}	Supply Voltage		2.5	3	5.5	V
V _{CC3}	Supply Voltage		2.7	0	5.5	V
V _{CC4}	Supply Voltage		4.5		5.5	V
I _{CC}	Supply Current V _{CC} = 5.0V	READ at 100 kHz	0,7	0.4	1.0	mA
I _{CC}	Supply Current V _{CC} = 5.0V	WRITE at 100 kHz	20	2.0	3.0	mA
I _{SB1}	Standby Current V _{CC} = 1.8V	$V_{IN} = V_{CC}$ or V_{SS}		0.6	3.0	μΑ
I _{SB2}	Standby Current V _{CC} = 2.5V	V _{IN} = V _{CC} or V _{SS}		1.4	4.0	μΑ
I _{SB3}	Standby Current V _{CC} = 2.7V	V _{IN} = V _{CO} or V _{SS}		1.6	4.0	μΑ
I _{SB4}	Standby Current V _{CC} = 5.0V	V _{IN} = V _{CC} or V _{SS}		8.0	18.0	μΑ
ILI	Input Leakage Current	$V_{IN} = V_{CC}$ or V_{SS}		0.10	3.0	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = V _{CC} or V _{SS}		0.05	3.0	μA
V _{IL}	Input Low Level ⁽¹⁾		-0.6		V _{CC} x 0.3	٧
V _{IH}	Input High Level ⁽¹⁾		V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL2}	Output Low Level V _{CC} = 3.0V	I _{OL} = 2.1 mA			0.4	V
V _{OL1}	Output Low Level V _{CC} = 1.8V	I _{OL} = 0.15 mA			0.2	V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 2-3. AC Characteristics

Applicable over recommended operating range from $T_{AI} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +1.8\text{V}$ to +5.5V, CL = 1 TTL Gate and 100 pF (unless otherwise noted)

		1.8, 2	.5, 2.7	5.0-	volt	
Symbol	Parameter	Min	Max	Min	Max	Units
f _{SCL}	Clock Frequency, SCL		400		1000	kHz
t _{LOW}	Clock Pulse Width Low	1.2		0.4		μs
t _{HIGH}	Clock Pulse Width High	0.6		0.4		μs
t _l	Noise Suppression Time		50		40	ns
t _{AA}	Clock Low to Data Out Valid	0.1	0.9	0.05	0.55	μs
t _{BUF}	Time the bus must be free before a new transmission can start	1.2		0.5		μs
t _{HD.STA}	Start Hold Time	0.6		0.25		μs
t _{SU.STA}	Start Setup Time	0.6		0.25		μs
t _{HD.DAT}	Data In Hold Time	0	6	0		μs
t _{SU.DAT}	Data In Setup Time		3	100		ns
t _R	Inputs Rise Time ⁽¹⁾		0.3		0.3	μs
t _F	Inputs Fall Time ⁽¹⁾	Q	300		100	ns
t _{SU.STO}	Stop Setup Time	0.6		.25		μs
t _{DH}	Data Out Hold Time	50		50		ns
t _{WR}	Write Cycle Time		5		5	ms
Endurance ⁽¹⁾	5.0V, 25°C, Byte Mode		11	Million		Write Cycles

Note: 1. This parameter is ensured by characterization only.





3. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 5-2 on page 8). Data changes during SCL high periods will indicate a start or stop condition as defined below.


START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 5-3 on page 8).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 5-3 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.


STANDBY MODE: The AT24C01B features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

2-WIRE SOFTWARE RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps: (a) Create a start bit condition, (b) Clock 9 cycles, (c) Create another start bit followed by a stop bit condition as shown below. The device is ready for next communication after above steps have been completed.




4. Bus Timing

Figure 4-1. SCL: Serial Clock, SDA: Serial Data I/O®



5. Write Cycle Timing

Figure 5-1. SCL: Serial Clock, SDA: Serial Data I/O



Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.



Figure 5-2. Data Validity




Figure 5-3. Start and Stop Definition





Figure 5-4. Output Acknowledge



6. Device Addressing

The 1K EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 8-1).

The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the EEPROM devices.

The next 3 bits are the A2, A1 and A0 device address bits for the 1K EEPROM. These 3 bits must compare to their corresponding hard-wired input pins.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the chip will return to a standby state.

7. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 8-2 on page 10).

PAGE WRITE: The 1K EEPROM is capable of an 8-byte page write.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 8-3 on page 11).

The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue.





8. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 8-4 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 8-5 on page 11).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 8-6 on page 12).

Figure 8-1. Device Address




Figure 8-2. Byte Write




Figure 8-3. Page Write






Figure 8-4. Current Address Read



(* = Don't Care Bit)



Figure 8-6. Sequential Read





AT24C01B Ordering Information

Ordering Code	Package	Voltage Range	Operation Range
AT24C01B-PU (Bulk form only)	8P3	1.8V to 5.5V	
AT24C01BN-SH-B ⁽¹⁾ (NiPdAu Lead Finish)	8S1	1.8V to 5.5V	
AT24C01BN-SH-T ⁽²⁾ (NiPdAu Lead Finish)	8S1	1.8V to 5.5V	
AT24C01B-TH-B ⁽¹⁾ (NiPdAu Lead Finish)	8A2	1.8V to 5.5V	Lead-free/Halogen-free/ Industrial Temperature
AT24C01B-TH-T ⁽²⁾ (NiPdAu Lead Finish)	8A2	1.8V to 5.5V	(–40°C to 85°C)
AT24C01BY6-YH ^{-T(2)} (NiPdAu Lead Finish)	8Y6	1.8V to 5.5V	(10 0 10 00 0)
AT24C01B-TSU ^{-T(2)}	5TS1	1.8V to 5.5V	
AT24C01BU3-UU ^{-T(2)}	8U3-1	1.8V to 5.5V	
AT24C01B-W-11 ⁽³⁾	Die Sale	1.8V to 5.5V	Industrial Temperature
			(–40°C to 85°C)

Notes: 1.

- 1. "-B" denotes bulk.
- 2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP, Ultra Thin Mini MAP, SOT 23 and dBGA2 = 5K per reel.
- 3. Available in tape and reel and wafer form; order as SL788 for inkless wafer form. Please contact Serial Interface Marketing.




	Package Type				
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)				
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)				
8A2	8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)				
8Y6	8-lead, 2.0 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)				
5TS1	5-lead, 2.90 mm x 1.60 mm Body, Plastic Thin Shrink Small Outline Package (SOT23)				
8U3-1	8-ball, die Ball Grid Array Package (dBGA2)				





9. Part Marking Scheme

8-PDIP



U = Material Set

Y = Seal Year

WW = Seal Week

01B = Device

V = Voltage Indicator

*Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No Bottom Mark

8-SOIC

Seal Year TOP MARK Seal Week |---|---|---| A T M L H Y W W |---|---|---| 0 1 B |---|---|---| * Lot Number |---|---|---| Pin 1 Indicator (Dot)

H = Material Set

*Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No T

8-TSSOP

TOP MARK

Pin 1 Indicator (Dot)

H = Material Set

Y = Seal Year

WW = Seal Week

01B = Device

1 = Voltage Indicator





BOTTOM MARK

Lot Number

XX = Country of Origin AAAAAA = Lot Number

SOT23

TOP MARK


1B = Device

1 = Voltage Indicator

W = Write Protect Feature

U = Material Set

BOTTOM MARK



Y = One Digit Year Code

M = Seal Month

TC = Trace Code

ULTRA THIN MINI MAP

01B = Device

H = Material Set

1 = Voltage Indicator

Y = Year of Assembly

TC = Trace Code

dBGA2


TOP MARK





10. Packaging Information

8P3 - PDIP 10.1




- 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA, for additional information.
- Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3.
 D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch.
- 4. E and eA measured with the leads constrained to be perpendicular to datum.
- 5. Pointed or rounded lead tips are preferred to ease insertion.
- 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm).

01/09/02

	IIILE	DRAWING NO.	IKEV.
2325 Orchard Parkway San Jose, CA 95131	8P3 , 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP)	8P3	В

10.2 8S1 - JEDEC SOIC



Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc.

10/7/03

AMEL 118


1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 **TITLE 8S1**, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)

BS1 REV.






10.3 8A2 - TSSOP




Top View



COMMON DIMENSIONS

(Unit of Measure = mm)



SYMBOL	MIN	NOM	MAX	NOTE
D	2.90	3.00	3.10	2, 5
Е		6.40 BSC		
E1	4.30	4.40	4.50	3, 5
Α	_	_	1.20	
A2	0.80	1.00	1.05	
b	0.19	_	0.30	4
е				
L	0.45	0.60	0.75	
L1	1.00 REF			

Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc.

- 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side.
- 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side.
- 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm.
- 5. Dimension D and E1 to be determined at Datum Plane H.

5/30/02




2325 Orchard Parkway San Jose, CA 95131 **8A2**, 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)

DRAWING NO. 8A2

В

REV.


11. 8Y6 - Mini Map



Notes:

- This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc.
- 2. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area.
- 3. Soldering the large thermal pad is optional, but not recommended. No electrical connection is accomplished to the device through this pad, so if soldered it should be tied to ground

10/16/07




TITLE 8Y6, 8-lead 2.0 x 3.0 mm Body, 0.50 mm Pitch, Utlra Thin Mini-Map, Dual No Lead Package (DFN) ,(MLP 2x3)

BY6 REV.





12. 5TS1 - SOT23



- NOTES: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-193, Variation AB, for additional information.
 - 2. Dimension D does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.15 mm per side.
 - 3. The package top may be smaller than the package bottom. Dimensions D and E1 are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and bottom of the plastic body.
 - 4. These dimensions apply to the flat section of the lead between 0.08 mm and 0.15 mm from the lead tip.
 - 5. Dimension "b" does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the "b" dimension at maximum material condition. The Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and an adjacent lead shall not be less than 0.07 mm.

SYMBOL	MIN	NOM	MAX	NOTE
Α	-	_	1.10	
A1	0.00	_	0.10	
A2	0.70	0.90	1.00	
С	0.08	_	0.20	4
D			2, 3	
E			2, 3	
E1		2, 3		
L1				
е				
e1	1.90 BSC			
b	0.30	_	0.50	4, 5

6/25/03




1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TITLE 5TS1, 5-lead, 1.60 mm Body, Plastic Thin Shrink Small Outline Package (SHRINK SOT)

DRAWING NO. PO5TS1

REV.

13. 8U3-1 - dBGA2







Revision History

Doc. Rev.	Date	Comments
5156E	Modified Ordering Information	
5156D 8/2007 Added Part Marking Scheme		Added Part Marking Scheme
5156C	4/2007	Removed NC and GND from Pin Configuration; Removed Preliminary from page 1 and all headers/footers; Added 2-wire Software Reset; Removed LSB and MSB from figures; Removed waffle pack from die sale order information
5156B	5/2006	Ordering information changed; added -B denotes bulk; added bulk ordering codes; added tape and reel ordering codes
5156A	4/2006	Initial document release

