STM32WB55xx




Multiprotocol wireless 32-bit MCU Arm[®]-based Cortex[®]-M4 with FPU, Bluetooth[®] Low Energy and 802.15.4 radio solution

Datasheet - preliminary data

Features

- Includes ST state-of-the-art patented technology
- Radio
 - 2.4 GHz
 - RF transceiver supporting Bluetooth[®] specification v5.0 and
 IEEE 802.15.4-2011 PHY and MAC
 - RX Sensitivity: -96 dBm (Bluetooth[®] Low Energy at 1 Mbps), -100 dBm (802.15.4)
 - Programmable output power up to +6 dBm with 1 dB steps
 - Integrated balun to reduce BOM
 - Support for 2 Mbps
 - Dedicated Arm[®] 32-bit Cortex[®] M0 + CPU for real-time Radio layer
 - Accurate RSSI to enable power control
 - Suitable for systems requiring compliance with radio frequency regulations ETSI EN 300 328, EN 300 440, FCC CFR47 Part 15 and ARIB STD-T66
 - Support for external PA
- Ultra-low-power platform
 - 1.71 V to 3.6 V power supply
 - 40 °C to 85 / 105 °C temperature ranges
 - 13 nA shutdown mode
 - 600 nA Standby mode + RTC + 32 KB RAM
 - 2.1 µA Stop mode + RTC + 256 KB RAM
 - Active-mode MCU + RF (SMPS On)53 µA / MHz
 - RX: 3.8 mA
 - TX at 0 dBm: 5.5 mA
- Core: Arm[®] 32-bit Cortex[®]-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator[™]) allowing 0-wait-state execution from Flash memory, frequency up to 64 MHz, MPU, 80 DMIPS and DSP instructions
- · Supply and Reset management



- High efficiency embedded SMPS step-down converter with intelligent bypass mode
- Ultra-safe, low-power BOR (brownout reset) with five selectable thresholds
- Ultra-low-power POR/PDR
- Programmable voltage detector (PVD)
- V_{BAT} mode with RTC and backup registers
- Clock sources
 - 32 MHz crystal oscillator with integrated trimming capacitors (Radio and CPU clock)
 - 32 kHz crystal oscillator for RTC (LSE)
 - Internal low-power 32 kHz (±5%) RC (LSI1)
 - Internal low-power 32 kHz (stability ±500 ppm) RC (LSI2)
 - Internal multispeed 100 kHz to 48 MHz oscillator, auto-trimmed by LSE (better than ±0.25% accuracy)
 - High Speed internal 16 MHz factory trimmed RC (±1%)
 - 2x PLL for system clock, USB, SAI and ADC

Memories

- Up to 1 MB Flash memory with sector protection (PCROP) against R/W operations, enabling authentic Bluetooth[®] Low Energy and 802.15.4 SW stack
- Up to 256 KB SRAM, including 64 KB with hardware parity check
- 20x32-bit Backup register
- Boot loader supporting, USART, SPI, I2C and USB interfaces

- OTA (Over the Air) Bluetooth[®] Low Energy and 802.15.4 update
- Quad SPI memory interface with XIP
- Rich Analog peripherals (down to 1.62 V)
 - 12-bit ADC 4.26Msps, up to 16-bit with hardware oversampling, 200 μA/Msps
 - 2x ultra-low-power comparator
 - Accurate 2.5 V or 2.048 V reference voltage buffered output
- · System peripherals
 - Inter Processor Communication Controller (IPCC) for communication with Bluetooth[®] Low Energy and 802.15.4
 - HW semaphores for resources sharing between CPUs
 - 2x DMA controllers (7x channels each) supporting ADC, SPI, I2C, USART, QSPI, SAI, AES, Timers
 - 1x USART (ISO 7816, IrDA, SPI Master, Modbus and Smartcard mode)
 - 1x LPUART (Low Power)
 - 2x SPI 32 Mbit/s
 - 2x I2C (SMBus/PMBus)
 - 1x SAI (dual channel high quality audio)
 - 1x USB 2.0 FS device, crystal-less, BCD and LPM
 - Touch Sensing controller, up to 28 channels
 - LCD 8x40 with step-up converter
 - 1x 16-bit, four channels advanced timer
 - 2x 16-bits, two channels timer
 - 1x 32-bits, four channels timer
 - 2x 16-bits ultra-low-power timer
 - 1x independent Systick

- 1x independent watchdog
- 1x window watchdog
- Security & ID
 - Secure Firmware Installation (SFI) for Bluetooth[®] Low Energy and 802.15.4 SW stack
 - 3x Hardware Encryption AES maximum 256-bit for the application, the Bluetooth[®] Low Energy and IEEE802.15.4
 - Customer key storage / key manager services
 - HW Public Key Authority (PKA)
 - Cryptographic algorithms: RSA, Diffie-Helman, ECC over GF(p)
 - True random number generator (RNG)
 - Sector protection against R/W operation (PCROP)
 - CRC calculation unit
 - 96-bit unique ID
 - 64-bit unique ID. Possibility to derive 802.15.5 64-bit and Bluetooth[®] Low Energy 48-bit EUI
- Up to 72 fast I/Os, 70 of them 5 V-tolerant
- Development support
 - Serial wire debug (SWD), JTAG for the Application processor
 - Application cross trigger with input and output
 - Embedded Trace Macrocell™ for application
- All packages are ECOPACK2[®] compliant

Table 1. Device summary

Reference	Part numbers
STM32WB55xx	STM32WB55CC, STM32WB55RC, STM32WB55VC STM32WB55CE, STM32WB55RE, STM32WB55VE STM32WB55CG, STM32WB55RG, STM32WB55VG



STM32WB55xx Contents

Contents

1	Intro	duction	n	11
2	Desc	ription		12
3	Func	tional	overview	16
	3.1	Archite	ecture	16
	3.2	$Arm^{ exttt{@}}$	Cortex [®] -M4 core with FPU	16
	3.3	Memo	ries	17
		3.3.1	Adaptive real-time memory accelerator (ART Accelerator™)	17
		3.3.2	Memory protection unit	17
		3.3.3	Embedded Flash memory	17
		3.3.4	Embedded SRAM	19
	3.4	Securi	ity and safety	19
	3.5	Boot n	nodes and FW update	19
	3.6	RF su	bsystem	20
		3.6.1	RF front-end block diagram	20
		3.6.2	BLE general description	21
		3.6.3	802.15.4 general description	23
		3.6.4	RF pin description	23
		3.6.5	Typical RF application schematic	23
	3.7	Power	supply management	24
		3.7.1	Power supply distribution	24
		3.7.2	Power supply schemes	25
		3.7.3	Linear voltage regulator	28
		3.7.4	Power supply supervisor	28
		3.7.5	Low-power modes	28
		3.7.6	Reset mode	36
	3.8	VBAT	operation	36
	3.9	Interco	onnect matrix	36
	3.10	Clocks	s and startup	38
	3.11	Gener	al-purpose inputs/outputs (GPIOs)	40
	3.12		memory access controller (DMA)	
	3.13		ipts and events	
	0.10			



Contents STM32WB55xx

		6.1.1	Minimum and maximum values	
-	6.1		eter conditions	
6	Electi	rical cha	aracteristics	70
5	Memo	ory map	pping	69
4	Pinou	its and	pin description	54
		3.28.2	Embedded Trace Macrocell™	53
		3.28.1	Serial wire JTAG debug port (SWJ-DP)	
	3.28		oment support	
	3.27		SPI memory interface (QUADSPI)	
	3.26		udio interfaces (SAI1)	
	3.25	-	peripheral interface (SPI1, SPI2)	
	3.24	•	wer universal asynchronous receiver transmitter (LPUART) .	
	3.23		al synchronous/asynchronous receiver transmitter (USART)	
	3.22		regrated circuit interface (I ² C)	
	3.21		ne clock (RTC) and backup registers	
	0.04	3.20.6	SysTick timer	
		3.20.5	System window watchdog (WWDG)	
		3.20.4	Independent watchdog (IWDG)	
		3.20.3	Low-power timer (LPTIM1 and LPTIM2)	
		3.20.2	General-purpose timers (TIM2, TIM16, TIM17)	
		3.20.1	Advanced-control timer (TIM1)	46
	3.20	Timers	and watchdogs	46
	3.19	True rai	ndom number generator (RNG)	45
	3.18	Liquid o	crystal display controller (LCD)	45
	3.17	Touch s	sensing controller (TSC)	44
	3.16	Compa	rators (COMP)	44
	3.15	Voltage	reference buffer (VREFBUF)	43
		3.14.2	Internal voltage reference (VREFINT)	
		3.14.1	Temperature sensor	43
	3.14	Analog	to digital converter (ADC)	42
		3.13.2	Extended Interrupts and Events Controller (EXTI)	42
		3.13.1	Nested vectored interrupt controller (NVIC)	41



	6.1.2	Typical values70
	6.1.3	Typical curves
	6.1.4	Loading capacitor
	6.1.5	Pin input voltage70
	6.1.6	Power supply scheme71
	6.1.7	Current consumption measurement
6.2	Absolut	e maximum ratings
6.3	Operati	ng conditions
	6.3.1	Summary of main performance
	6.3.2	General operating conditions
	6.3.3	RF BLE characteristics
	6.3.4	RF 802.15.4 characteristics
	6.3.5	Operating conditions at power-up / power-down
	6.3.6	Embedded reset and power control block characteristics 83
	6.3.7	Embedded voltage reference
	6.3.8	Supply current characteristics
	6.3.9	Wakeup time from Low-power modes and voltage scaling transition times
	6.3.10	External clock source characteristics
	6.3.11	Internal clock source characteristics
	6.3.12	PLL characteristics
	6.3.13	Flash memory characteristics
	6.3.14	EMC characteristics
	6.3.15	Electrical sensitivity characteristics
	6.3.16	I/O current injection characteristics
	6.3.17	I/O port characteristics
	6.3.18	NRST pin characteristics
	6.3.19	Analog switches booster
	6.3.20	Analog-to-Digital converter characteristics
	6.3.21	Voltage reference buffer characteristics
	6.3.22	Comparator characteristics
	6.3.23	Temperature sensor characteristics
	6.3.24	V _{BAT} monitoring characteristics
	6.3.25	SMPS step-down converter characteristics
	6.3.26	LCD controller characteristics
	6.3.27	Timer characteristics
	6.3.28	Communication interfaces characteristics



Contents STM32WB55xx

7	Package information						
	7.1	WLCSF	2100 package information	153			
	7.2	VFQFP	N68 package information	153			
	7.3	UFQFP	N48 package information	155			
	7.4	Therma	I characteristics	158			
		7.4.1	Reference document	. 158			
		7.4.2	Selecting the product temperature range	. 158			
8	Order	ring info	ormation	161			
9	Revis	ion his	tory	162			

STM32WB55xx List of tables

List of tables

Table 1.	Device summary	
Table 2.	STM32WB55xx family device features and peripheral counts	
Table 3.	Access status vs. readout protection level and execution modes	
Table 4.	RF pin list	
Table 5.	Typical external components	24
Table 6.	Power supply typical components	25
Table 7.	Features over all modes	30
Table 8.	STM32WB55xx modes overview	34
Table 9.	STM32WB55xx CPU1 peripherals interconnect matrix	36
Table 10.	DMA implementation	
Table 11.	Temperature sensor calibration values	
Table 12.	Internal voltage reference calibration values	
Table 13.	Timer features	
Table 14.	I2C implementation	
Table 15.	Legend/abbreviations used in the pinout table	
Table 16.	STM32WB55xx pin and ball definitions	
Table 17.	Alternate functions	
Table 18.	Voltage characteristics	
Table 19.	Current characteristics	
Table 20.	Thermal characteristics	
Table 21.	Main performance at VDD = 3.3 V	
Table 22.	General operating conditions	
Table 23.	RF transmitter BLE characteristics	
Table 24.	RF transmitter BLE characteristics (1 Mbps)	
Table 25.	RF transmitter BLE characteristics (2 Mbps)	
Table 26.	RF receiver BLE characteristics (1 Mbps)	
Table 27.	RF receiver BLE characteristics (2 Mbps)	
Table 28.	RF BLE power consumption for VDD = 3.3 V	
Table 29.	RF transmitter 802.15.4 characteristics	
Table 30.	RF receiver 802.15.4 characteristics	
Table 31.	RF 802.15.4 power consumption for VDD = 3.3 V	
Table 32.	Operating conditions at power-up / power-down	
Table 33.	Embedded reset and power control block characteristics.	
Table 33.	Embedded internal voltage reference	
Table 35.	Current consumption in Run and Low-power run modes, code with data processing	00
Table 33.	running from Flash, ART enable (Cache ON Prefetch OFF), VDD = 3.3 V	87
Table 36.	Current consumption in Run and Low-power run modes, code with data processing	01
Table 30.	running from SRAM1, VDD = 3.3 V	00
Table 37.	Typical current consumption in Run and Low-power run modes, with different codes	00
Table 37.	running from Flash, ART enable (Cache ON Prefetch OFF), VDD= 3.3 V	00
Table 20	Typical current consumption in Run and Low-power run modes,	09
Table 38.		00
Table 20	with different codes running from SRAM1, VDD = 3.3 V	
Table 39.	Current consumption in Sleep and Low-power sleep modes, Flash memory ON	
Table 40.	Current consumption in Low-power sleep modes, Flash memory in Power down	
Table 41.	Current consumption in Stop 2 mode	
Table 42.	Current consumption in Stop 1 mode	
Table 43.	Current consumption in Stop 0 mode	
Table 44.	Current consumption in Standby mode	97



List of tables STM32WB55xx

Table 45.	Current consumption in Shutdown mode	99
Table 46.	Current consumption in VBAT mode	
Table 47.	Current under Reset condition	
Table 48.	Peripheral current consumption	
Table 49.	Low-power mode wakeup timings	
Table 50.	Regulator modes transition times	
Table 51.	Wakeup time using LPUART	
Table 51.	HSE crystal requirements	
Table 53.	HSE oscillator characteristics	
Table 54.	Low-speed external user clock characteristics	
Table 55.	HSI16 oscillator characteristics	
Table 56.	MSI oscillator characteristics	
Table 57.	HSI48 oscillator characteristics.	
Table 58.	LSI1 oscillator characteristics	
Table 59.	LSI2 oscillator characteristics	
Table 60.	PLL, PLLSAI1 characteristics	
Table 61.	Flash memory characteristics	
Table 61.	Flash memory endurance and data retention	
Table 63.	EMS characteristics	
Table 64.	EMI characteristics	
Table 65.	ESD absolute maximum ratings	
Table 66.	Electrical sensitivities	
Table 67.	I/O current injection susceptibility	
Table 68.	I/O static characteristics	
Table 69.	Output voltage characteristics	
Table 70.	I/O AC characteristics	
Table 70.	NRST pin characteristics	
Table 71.	Analog switches booster characteristics	
Table 72.	ADC characteristics	
Table 73.	Maximum ADC RAIN	
Table 75.	ADC accuracy - Limited test conditions 1	
Table 75.	ADC accuracy - Limited test conditions 1	
Table 70.	ADC accuracy - Limited test conditions 3	
Table 77.	ADC accuracy - Limited test conditions 4	
Table 79.	VREFBUF characteristics	
Table 79.	COMP characteristics	
Table 81.	TS characteristics	
Table 82.	V _{BAT} monitoring characteristics	
Table 83.	V _{BAT} charging characteristics	
Table 84.	SMPS step-down converter characteristics	1/11
Table 85.	LCD controller characteristics	
Table 86.	TIMx characteristics	
Table 87.	IWDG min/max timeout period at 32 kHz (LSI1).	
Table 88.	Minimum I2CCLK frequency in all I2C modes	
Table 89.	I2C analog filter characteristics	
Table 99.	SPI characteristics	
Table 90.	Quad-SPI characteristics in SDR mode	
Table 91.	Quad-SPI characteristics in DDR mode	
Table 92.	SAI characteristics	
Table 93.	USB electrical characteristics	
Table 95.	VFQFPN68, 8 x 8 mm, 0.4 mm pitch, very thin fine pitch quad flat	. 102
i abic oo.	mechanical data	154



STM32WB55xx List of tables

Table 96.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat					
	package mechanical data	156				
Table 97.	Package thermal characteristics	158				
Table 98.	STM32WB55xx ordering information scheme	161				
	Document revision history					



List of figures STM32WB55xx

List of figures

Figure 1.	STM32WB55xx block diagram	15
Figure 2.	STM32WB55xx RF front-end block diagram	21
Figure 3.	STM32WB55xx external components for the RF part	24
Figure 4.	Power distribution	25
Figure 5.	Power-up/down sequence	26
Figure 6.	Power supply overview	27
Figure 7.	Clock tree	40
Figure 8.	STM32WB55xxCx UFQFPN48 pinout ⁽¹⁾⁽²⁾	
Figure 9.	STM32WB55xxRx VFQFPN68 pinout ⁽¹⁾⁽²⁾	54
Figure 10.	STM32WB55xxVx WLCSP100 ballout ⁽¹⁾	55
Figure 11.	Pin loading conditions	70
Figure 12.	Pin input voltage	70
Figure 13.	Power supply scheme	
Figure 14.	Current consumption measurement scheme	72
Figure 15.	Typical link quality indicator code vs. Rx level	81
Figure 16.	Typical energy detection (T = 27°C, VDD = 3.3 V)	82
Figure 17.	VREFINT vs. temperature	85
Figure 18.	Typical application with a 32.768 kHz crystal	109
Figure 19.	HSI16 frequency vs. temperature	110
Figure 20.	Typical current consumption vs. MSI frequency	114
Figure 21.	HSI48 frequency vs. temperature	115
Figure 22.	I/O input characteristics	122
Figure 23.	Recommended NRST pin protection	125
Figure 24.	ADC accuracy characteristics	136
Figure 25.	Typical connection diagram using the ADC	137
Figure 26.	SPI timing diagram - slave mode and CPHA = 0	145
Figure 27.	SPI timing diagram - slave mode and CPHA = 1	146
Figure 28.	SPI timing diagram - master mode	146
Figure 29.	Quad-SPI timing diagram - SDR mode	149
Figure 30.	Quad-SPI timing diagram - DDR mode	149
Figure 31.	SAI master timing waveforms	151
Figure 32.	SAI slave timing waveforms	151
Figure 33.	VFQFPN68, 8 x 8 mm, 0.4 mm pitch, very thin fine pitch quad flat	
	package outline	153
Figure 34.	VFQFPN68, 8 x 8 mm, 0.4 mm pitch, very thin fine pitch quad flat	
	recommended footprint	154
Figure 35.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package outline	155
Figure 36.	UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat	
	package recommended footprint	156
Figure 37.	UFQFPN48 marking example (package top view)	157



STM32WB55xx Introduction

1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32WB55xx microcontrollers, based on Arm[®] cores^(a).

This document should be read in conjunction with the STM32WB55xx reference manual (RM0434).

For information on the Arm[®] Cortex[®]-M4 and Cortex[®]-M0+ cores, refer, respectively, to the Cortex[®]-M4 Technical Reference Manual and to the Cortex[®]-M0+ Technical Reference Manual, both available on the www.arm.com website.

For information on 802.15.4 refer to the IEEE website (www.ieee.org).

For information on Bluetooth® refer to www.bluetooth.com.







a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



DS11929 Rev 3 11/165

Description STM32WB55xx

2 Description

The STM32WB55xx multiprotocol wireless and ultra-low-power devices embed a powerful and ultra-low-power radio compliant with the Bluetooth[®] Low Energy SIG specification v5.0 and with IEEE 802.15.4-2011. They contain a dedicated Arm[®] Cortex[®] -M0+ for performing all the real-time low layer operation.

The STM32WB55xx devices are designed to be extremely low-power and are based on the high-performance Arm[®] Cortex[®]-M4 32-bit RISC core operating at a frequency of up to 64 MHz. The Cortex[®]-M4 core features a Floating point unit (FPU) single precision that supports all Arm[®] single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) that enhances application security.

Enhanced inter-processor communication is provided by the IPCC with six bidirectional channels. The HSEM provides hardware semaphores used to share common resources between the two processors.

The STM32WB55xx devices embed high-speed memories (Flash memory up to 1 Mbyte, up to 256 Kbyte of SRAM), a Quad-SPI Flash memory interface (available on all packages) and an extensive range of enhanced I/Os and peripherals.

Direct data transfer between memory and peripherals and from memory to memory is supported by fourteen DMA channels with a full flexible channel mapping by the DMAMUX peripheral.

The STM32WB55xx devices embed several mechanisms for embedded Flash memory and SRAM: readout protection, write protection and proprietary code readout protection. Portions of the memory can be secured for Cortex[®] -M0+ exclusive access.

The two AES encryption engines, PKA and RNG enable lower layer MAC and upper layer cryptography. A customer key storage feature may be used to keep the keys hidden.

The devices offer one fast 16-bit ADC and two ultra-low-power comparators associated with a high accuracy reference voltage generator

The STM32WB55xx devices embed a low-power RTC, one advanced 16-bit timer, one general-purpose 32-bit timer, two general-purpose 16-bit timers, and two 16-bit low-power timers.

In addition, up to 28 capacitive sensing channels are available. The devices also embed an integrated LCD driver up to 8x40 or 4x44, with internal step-up converter.

They also feature standard and advanced communication interfaces:

- one USART (ISO 7816, IrDA, Modbus and Smartcard mode)
- one Low Power UART (LPUART)
- two I2C (SMBus/PMBus)
- two SPI (up to 32 MHz)
- one Serial Audio Interface with two channels and three PDMs (SAI)
- one USB 2.0 FS device with embedded crystal-less oscillator, supporting BCD and LPM
- one Quad-SPI with Execute in Place (XIP) capability

STM32WB55xx Description

The STM32WB55xx operate in the -40 to +105 °C (+125 °C junction) temperature range from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes enables the design of low-power applications.

The STM32WB55xx integrate a high efficiency SMPS step-down converter with automatic bypass mode capability when the V_{DD} falls below V_{BORx} (x=1, 2, 3, 4) voltage level (default is 2.0 V). It includes independent power supplies for analog input for ADC and comparators, as well as a 3.3 V dedicated supply input for USB.

A V_{BAT} dedicated supply allows the devices to back up the LSE 32.768KHz oscillator, the RTC and the backup registers, thus enabling the STM32WB55xx to supply these functions even if the main V_{DD} is not present through a CR2032-like battery, a Supercap or a small rechargeable battery.

The STM32WB55xx family offers three packages, from 48 to 100 pins.

Table 2. STM32WB55xx family device features and peripheral counts

	Feature	STM32WB55Cx			STM32WB55Rx			STM32WB55Vx		
Flash men	nory density	256 KB	512 KB	1 MB	256 KB	512 KB	1 MB	256 KB	512 KB	1 MB
SRAM der	nsity	128 KB	256 KB	256 KB	128 KB	256 KB	256 KB	128 KB	256 KB	256 KB
BLE				l .	V5	5.0 (2 Mbp	os)	I		
802.15.4						Yes				
	Advanced					1 (16 bits)			
Timers	General purpose				2 (16 b	oits) + 1 (3	32 bits)			
Tilliers	Low power				:	2 (16 bits)			
	SysTick					1				
	SPI		1				2	2		
	I2C					2				
	USART ⁽¹⁾	1								
Comm interface	LPUART	1								
	SAI	2 channels								
	USB FS	Yes								
	QSPI	1								
RTC		1								
Tamper pi	n		1 3							
Wakeup p	in		2		5					
LCD, CON	LCD, COMxSEG		Yes, 4x13	3	Yes,	7x23 or 4	4x26	Yes,	, 8x40 or 4	1x44
GPIOs			30		49 7		72			
Capacitive sensing			1x4		3x4 7x4		7x4			
16-bit ADC Number of channels		13 channels 19 channels (incl. 3 internal) (incl. 3 internal)								
Internal V _r	ref	No Yes								
Analog co	mparator	2								

Description STM32WB55xx

Table 2. STM32WB55xx family device features and peripheral counts (continued)

Feature	STM32WB55Cx	STM32WB55Rx	STM32WB55Vx	
Max CPU frequency	64 MHz			
Operating temperature	Ambient operating temperature:-40 to +105 °C Junction temperature: -40 to 125 °C			
Operating voltage	1.71 to 3.6 V			
Package	UFQFPN48 7 mm x 7 mm 0.5 mm pitch, solder pad	VFQFPN68 8 mm x 8 mm 0.4 mm pitch, solder pad	WLCSP100 0.4 mm pitch	

^{1.} USART peripheral can be used as SPI.

STM32WB55xx Description




Figure 1. STM32WB55xx block diagram

3 Functional overview

3.1 Architecture

The STM32WB55xx multiprotocol wireless devices embed a BLE and an 802.15.4 RF subsystem that interfaces with a generic microcontroller subsystem using an Arm[®] Cortex[®]-M4 CPU (called CPU1) on which the host application resides.

The RF subsystem is composed of a RF Analog Front end, BLE and 802.15.4 digital MAC blocks as well as of a dedicated Arm[®] Cortex[®]-M0+ microcontroller (called CPU2) plus some proprietary peripherals. The RF subsystem performs all of the BLE and 802.15.4 low layer stack, reducing the interaction with the CPU1 to high level exchanges.

Some functions are shared between the RF subsystem CPU (CPU2) and the Host CPU (CPU1):

- Flash memories
- SRAM1, SRAM2a and SRAM2b (SRAM2a can be retained in Standby mode)
- Security peripherals (RNG, AES1, PKA)
- Clock RCC
- Power control (PWR)

The communication and the sharing of peripherals between the RF subsystem and the Cortex[®]-M4 CPU is performed through a dedicated Inter Processor Communication Controller (IPCC) and semaphore mechanism (HSEM).

3.2 Arm[®] Cortex[®]-M4 core with FPU

The Arm[®] Cortex[®]-M4 with FPU processor is a processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The Arm[®] Cortex[®]-M4 with FPU 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an Arm[®] core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded Arm[®] core, the STM32WB55xx family is compatible with all Arm[®] tools and software.

Figure 1 shows the general block diagram of the STM32WB55xx family devices.



3.3 Memories

3.3.1 Adaptive real-time memory accelerator (ART Accelerator™)

The ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-standard Arm® Cortex®-M4 processors. It balances the inherent performance advantage of the Arm® Cortex®-M4 over Flash memory technologies, that normally require the processor to wait for the Flash memory at higher frequencies.

To release the processor near 80 DMIPS performance at 64 MHz, the accelerator implements an instruction prefetch queue and branch cache, which increases program execution speed from the 64-bit Flash memory. Based on CoreMark benchmark, the performance achieved thanks to the ART accelerator is equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 64 MHz.

3.3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU1 accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3.3 Embedded Flash memory

STM32WB55xx devices feature up to 1 Mbyte of embedded Flash memory available for storing programs and data, as well as some customer keys.

Flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: memory readout protection: the Flash memory cannot be read from or written to if either debug features are connected, boot in SRAM or bootloader is selected.
 - Level 2: chip readout protection: debug features (Cortex[®]-M4 and Cortex[®]-M0+ JTAG and serial wire), boot in SRAM and bootloader selection are disabled (JTAG fuse). This selection is irreversible.



DS11929 Rev 3 17/165

Debug, boot from SRAM or boot **User execution Protection** from system memory (loader) Area level Write Write Read **Erase** Read **Erase** 1 Yes Yes Yes No No No Main memory 2 N/A Yes Yes Yes N/A N/A 1 Yes No No Yes No No System memory 2 Yes No Nο N/A N/A N/A 1 Yes Yes Yes Yes Yes Yes Option bytes $No^{(1)}$ $No^{(1)}$ 2 Yes N/A N/A N/A 1 Yes $N/A^{(2)}$ $N/A^{(2)}$ Yes No No Backup registers 2 Yes N/A N/A N/A N/A Yes Yes⁽²⁾ No⁽²⁾ 1 Yes Yes No No SRAM2a SRAM2b 2 Yes N/A Yes Yes N/A N/A

Table 3. Access status vs. readout protection level and execution modes

- Write protection (WRP): the protected area is protected against erasing and programming. Two areas can be selected, with 4 Kbyte granularity.
- Proprietary code readout protection (PCROP): two parts of the Flash memory can be protected against read and write from third parties. The protected area is execute-only: it can only be reached by the STM32 CPU, as an instruction code, while all other accesses (DMA, debug and CPU data read, write and erase) are strictly prohibited. Two areas can be selected, with 2 KByte granularity. An additional option bit (PCROP_RDP) allows to select if the PCROP area is erased or not when the RDP protection is changed from Level 1 to Level 0.

A section of the Flash memory is secured for the RF subsystem CPU2, and cannot be accessed by the host CPU1.

The whole non-volatile memory embeds the error correction code (ECC) feature supporting:

- single error detection and correction
- double error detection
- the address of the ECC fail can be read in the ECC register

The embedded Flash memory is shared between CPU1 and CPU2 on a time sharing basis. A dedicated HW mechanism allows both CPUs to perform Write/Erase operations.

^{1.} The option byte can be modified by the RF subsystem.

^{2.} Erased when RDP changes from Level 1 to Level 0.

3.3.4 Embedded SRAM

STM32WB55xx devices feature up to 256 KB of embedded SRAM, split in three blocks:

- SRAM1: 192 KB mapped at address 0x2000 0000
- SRAM2a: 32 KB located at address 0x2003 0000 (contiguous to SRAM1) also mirrored at 0x1000 0000, with hardware parity check (this SRAM can be retained in Standby mode)
- **SRAM2b**: 32 KB located at address 0x2003 8000 (contiguous with SRAM2a) and mirrored at 0x1000 8000 with hardware parity check

SRAM2a and SRAM2b can be write-protected, with 1 KB granularity, A section of the SRAM2a and SRAM2b is secured for the RF sub-system and cannot be accessed by the host CPU1.

The SRAMs can be accessed in read/write with 0 wait states for all CPU1 and CPU2 clock speeds.

3.4 Security and safety

The STM32WB55xx contains many security blocks both for the BLE or IEEE 802.14.5 and the Host application.

It includes:

- Customer storage of the BLE and 802.14.5 Keys
- Secure Flash memory partition for RF subsystem only access
- Secure SRAM partition, that can be accessed only by the RF subsystem
- True Random Number Generator (RNG)
- Advance Encryption Standard hadware accelerators (AES-128bit and AES-256bit, supporting chaining modes ECB, CBC, CTR, GCM, GMAC, CCM)
- Private Key Acceleration (PKA) including:
 - Modular arithmetic including exponentiation with maximum modulo size of 3136 bits
 - Elliptic curves over prime field scalar multiplication, ECDSA signature, ECDSA verification with maximum modulo size of 521 bits
- Cyclic redundancy check calculation unit (CRC)

A specific mechanism is in place to ensure that all the code executed by the RF subsystem CPU2 can be secure, whatever the Host application. For the AES1 a customer key can be managed by the CPU2 and used by the CPU1 to encrypt/decrypt data.

3.5 Boot modes and FW update

At startup, BOOT0 pin and BOOT1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM



DS11929 Rev 3 19/165

The STM32WB55xx always boot on CPU1 core. The embedded bootloader code makes it possible to boot from various peripherals:

- USB
- UART
- I2C
- SPI

Secure Firmware update (especially BLE and 802.15.4) from system boot and over the air is provided.

3.6 RF subsystem

The STM32WB55xx embed an ultra-low power multi-standard radio Bluetooth[®] Low Energy (BLE) and 802.15.4 network processor, compliant with Bluetooth[®] specification v5.0 and IEEE[®] 802.15.4-2011. The BLE features 1 Mbps and 2 Mbps transfer rates, supports multiple roles simultaneously acting at the same time as Bluetooth[®] Low Energy sensor and hub device, embeds Elliptic Curve Diffie-Hellman (ECDH) key agreement protocol, thus ensuring a secure connection.

The Bluetooth[®] Low Energy stack and 802.15.4 Low Level layer run on an embedded Arm[®] Cortex[®]-M0+ core (CPU2). The stack is stored on the embedded Flash memory, which is also shared with the Arm[®] Cortex[®]-M4 (CPU1) application, making it possible in-field stack update.

3.6.1 RF front-end block diagram

The RF front-end is based on a direct modulation of the carrier in Tx, and uses a low IF architecture in Rx mode.

Thanks to an internal transformer at RF pins, the circuit directly interfaces the antenna (single ended connection, impedance close to 50 Ω). The natural bandpass behavior of the internal transformer, simplifies outside circuitry aimed for harmonic filtering and out of band interferer rejection.

In Transmit mode, the maximum output power is user selectable through the programmable LDO voltage of the power amplifier. A linearized, smoothed analog control offers clean power ramp-up.

In receive mode the circuit can be used in standard high performance or in reduced power consumption (user programmable). The Automatic Gain Control (AGC) is able to reduce the chain gain at both RF and IF locations, for optimized interferers rejection. Thanks to the use of complex filtering and highly accurate I/Q architecture, high sensitivity and excellent linearity can be achieved.

The bill of material is reduced thanks to the high degree of integration. The radio frequency source is synthesized form an external 32 MHz crystal that does not need any external trimming capacitor network thanks to a dual network of user programmable integrated capacitors.




Figure 2. STM32WB55xx RF front-end block diagram

- WLCSP100: V_{SSRF} pins must be connected to ground plane

MS45477V5

3.6.2 BLE general description

The BLE block is a master/slave processor, compliant with Bluetooth[®] specification 5.0 standard (2 Mbps).

It integrates a 2.4 GHz RF transceiver and a powerful Cortex[®]-M0+ core, on which a complete power-optimized stack for Bluetooth[®] Low Energy protocol runs, providing master / slave role support

- GAP: central, peripheral, observer or broadcaster roles
- ATT/GATT: client and server
- SM: privacy, authentication and authorization
- L2CAP
- Link Layer: AES-128 encryption and decryption

577

DS11929 Rev 3 21/165

In addition, according to Bluetooth® specification v5.0, the BLE block provides:

- Multiple roles simultaneously support
- Master/slave and multiple roles simultaneously
- LE Data Packet Length Extension (making it possible to reach 800 kbps at application level)
- LE Privacy 1.2
- LE Secure Connections
- Flexible Internet Connectivity Options
- High data rate (2 Mbps)

The device allows the applications to meet the tight peak current requirements imposed by the use of standard coin cell batteries. When the high efficiency embedded SMPS stepdown converter is used, the RF front end consumption (I_{tmax}) is only 8.1 mA at the highest output power (+6 dBm).

The power efficiency of the subsystem is optimized: while running with the radio and the applicative cores simultaneously using the SMPS, the Cortex $^{\text{\tiny B}}$ -M4 core consumption reaches 53 μA / MHz in active mode.

Ultra-low-power sleep modes and very short transition time between operating modes result in very low average current consumption during real operating conditions, resulting in longer battery life.

The BLE block integrates a full bandpass balun, thus reducing the need for external components.

The link between the Cortex[®]-M4 application processor (CPU1) running the application, and the BLE stack running on the dedicated Cortex[®]-M0+ (CPU2) is performed through a normalized API, using a dedicated Inter Processor Communication Controller.

3.6.3 802.15.4 general description

The STM32WB55xx embed a dedicated 802.15.4 Hardware MAC

- Support for 802.15.4 release 2011
- Advanced MAC frame filtering; hardwired firewall: Programmable filters based on source/destination addresses, frame version, security enabled, frame type
- 256-byte RX FIFO; Up to 8 frames capacity, additional frame information (timing, mean RSSI,LQI)
- 128-byte TX FIFO with retention
 - Content not lost, retransmissions possible under CPU2 control
- Automatic frame Acknowledgment, with programmable delay
- Advanced channel access features
 - Full CSMA-CA support
 - Superframe timer
 - Beaconing support (require LSE),
 - Flexible TX control with programmable delay
- Configuration registers with retention available down to Standby mode for software/auto-restore
- Autonomous Sniffer, Wakeup based on timer or CPU2 request
- Automatic frame transmission/reception/sleep periods, Interrupt to the CPU2 on particular events

3.6.4 RF pin description

The RF block contains dedicated pins, listed in Table 4.

Table 4. RF pin list

Name	Type	Description					
RF1		RF Input/output, must be connected to the antenna through a low pass matching network					
OSC_OUT	I/O	32 MHz main oscillator, also used as HSE source					
OSC_IN	1/0	32 WH IZ HIAIH OSCIIIATOI, AISO USEU AS FISE SOUICE					
EXT_PA_TX		External PA transmit control					
VDDRF	V_{DD}	redicated supply, must be connected to V _{DD}					
VSSRF ⁽¹⁾	V_{SS}	o be connected to GND					

^{1.} On packages with exposed pad, this pad must be connected to GND plane for correct RF operation.

3.6.5 Typical RF application schematic

The schematic in *Figure 3* and the external components listed in *Table 4* are purely indicative. For more details refer to the "Reference design" provided in separate documents.



23/165




Figure 3. STM32WB55xx external components for the RF part

Table 5. Typical external components

Component	Description	Value
C1	Decoupling capacitance for RF	100 nf // 100 pF
X1	32 MHz crystal ⁽¹⁾	32 MHz
Antenna filter	Antenna filter and matching network	Refer to AN5165
Antenna	2.4 GHz band antenna	-

^{1.} e.g. NDK refernce: NX2016SA 32 MHz EXS00A-CS06654.

3.7 Power supply management

3.7.1 Power supply distribution

The device integrate an SMPS step-down converter to improve low power performance when the V_{DD} voltage is high enough. This converter has an intelligent mode that automatically enters in bypass mode when the V_{DD} voltage falls below a specific BORx (x = 1, 2, 3 or 4) voltage.

By default, at Reset the SMPS is in bypass mode.

The device can be operated without the SMPS by just wiring its output to V_{DD} . This is the case for applications where the voltage is low, or where the power consumption is not critical.

 V_{DD} VDDSMPS **VDDSMPS SMPS SMPS** VLXSMPS SMPS mode or **VLXSMPS** (not used) BYPASS mode LPR **LPR** VFBSMPS VFBSMPS **RFR** MR **RFR** MR SMPS configuration LDO configuration MS41409V4

Figure 4. Power distribution

Table 6. Power supply typical components

Component	Descript	Description							
C2	SMPS output capacitor ⁽¹⁾	4.7 μF							
L1	SMPS inductance	For 8 MHz ⁽²⁾	2.2 μΗ						
LI	SWF 3 Inductance	For 4 MHz ⁽³⁾	10 µH						

- 1. e.g. GRM155R60J475KE19.
- 2. e.g. Wurtz 74479774222.
- 3. e.g. Murata LQM21FN100M70L.

The SMPS can also be switched On or set in bypass mode at any time by the application software, for example when very accurate ADC measurement are needed.

3.7.2 Power supply schemes

The STM32WB55xx devices have different voltage supplies (see *Figure 6*) and can operate within the following voltage ranges:

- V_{DD} = 1.71 V to 3.6 V: external power supply for I/Os (V_{DDIO}), the internal regulator and system functions such as RF, SMPS, reset, power management and internal clocks. It is provided externally through VDD pins. V_{DDRF} and V_{DDSMPS} must be always connected to VDD pins.
- V_{DDA} = 1.62 V (ADC/COMPs) to 3.6 V: external analog power supply for ADC, comparators and voltage reference buffer. The V_{DDA} voltage level can be independent from the V_{DD} voltage. When not used V_{DDA} should be connected to V_{DD} .
- V_{DDUSB} = 3.0 V to 3.6 V: external independent power supply for USB transceivers. When not used V_{DDUSB} should be connected to V_{DD} .
- V_{LCD} = 2.5 V to 3.6 V: the LCD controller can be powered either externally through the VLCD pin, or internally from an internal voltage generated by the embedded step-up converter. This converter can generate a V_{LCD} voltage up to 3.6 V if V_{DD} is higher than 2.0 V.

During power up/ down, the following power sequence requirements must be respected:

- When V_{DD} is below 1 V, other power supplies (V_{DDA} , V_{DDUSB} , V_{LCD}), must remain below V_{DD} + 300 mV
- When V_{DD} is above 1 V, all power supplies are independent.




Figure 5. Power-up/down sequence

1. V_{DDX} refers to any power supply among V_{DDA} , V_{DDUSB} , V_{LCD} .

During the power down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ. This allows the external decoupling capacitors to be discharged with different time constants during the power down transient phase.

Note:

 V_{DD} , V_{DDRF} and V_{DDSMPS} must be wired together, so they follow the same voltage sequence.




Figure 6. Power supply overview

3.7.3 Linear voltage regulator

Three embedded linear voltage regulators supply most of the digital and RF circuitries, the main regulator (MR), the low-power regulator (LPR) and the RF regulator (RFR).

- The MR is used in the Run and Sleep modes and in the Stop 0 mode.
- The LPR is used in Low-Power Run, Low-Power Sleep, Stop 1 and Stop 2 modes. It is also used to supply the SRAM2a in Standby with retention.
- The RFR is used to supply the RF analog part, its activity is automatically managed by the RF subsystem.

All the three regulators are in power-down in Standby and Shutdown modes: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The ultralow-power STM32WB55xx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the Main Regulator that supplies the logic (VCORE) can be adjusted according to the system's maximum operating frequency.

There are two voltage and frequency ranges:

- Range 1 with the CPU running up to 64 MHz.
- Range 2 with a maximum CPU frequency of 16 MHz (note that HSE can be active in this mode). All peripheral clocks are also limited to 16 MHz.

The VCORE can also be supplied by the low-power regulator, the main regulator being switched off. The system is then in Low-power run mode. In this case the CPU is running at up to 2 MHz, and peripherals with independent clock can be clocked by HSI16 (in this mode the RF subsystem is not available).

3.7.4 Power supply supervisor

The device has an integrated ultra-low-power brown-out reset (BOR) active in all modes except Shutdown and ensuring proper operation after power-on and during power down. The device remains in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD} power supply and compares it with the V_{PVD} threshold. An interrupt can be generated when V_{DD} drops below the V_{PVD} threshold and/or when V_{DD} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the devices embeds a Peripheral Voltage Monitor that compares the independent supply voltage V_{DDA} with a fixed threshold to ensure that the peripheral is in its functional supply range.

Any BOR level can also be used to automatically switch the SMPS step-down converter in bypass mode when the V_{DD} voltage drops below a given voltage level. The mode of operation is selectable by register bit, the BOR level is selectable by option byte.

3.7.5 Low-power modes

The ultra-low-power STM32WB55xx supports eight low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.



By default, the microcontroller is in Run mode, range 1, after a system or a power on Reset. It is up to the user to select one of the low-power modes described below:

Sleep

In Sleep mode, only the CPU1 is stopped. All peripherals, including the RF subsystem, continue to operate and can wake up the CPU when an interrupt/event occurs.

Low-power run

This mode is achieved with VCORE supplied by the low-power regulator to minimize the regulator's operating current. The code can be executed from SRAM or from Flash, and the CPU1 frequency is limited to 2 MHz. The peripherals with independent clock can be clocked by HSI16. The RF subsystem is not available in this mode and must be OFF.

Low-power sleep

This mode is entered from the low-power run mode. Only the CPU1 clock is stopped. When wakeup is triggered by an event or an interrupt, the system reverts to the low-power run mode. The RF subsystem is not available in this mode and must be OFF.

Stop 0, Stop 1 and Stop 2

Stop mode achieves the lowest power consumption while retaining the content of all the SRAM and registers. The LSE (or LSI) is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals with wakeup capability can enable the HSI16 RC during Stop mode to detect their wakeup condition.

Three Stop modes are available: Stop 0, Stop 1 and Stop 2 modes. In Stop 2 mode, most of the VCORE domain is put in a lower leakage mode.

Stop 1 offers the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2. In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

In these modes the RF subsystem can wait for incoming events in all Stop modes 0, 1, and 2.

The system clock when exiting from Stop 0, Stop1 or Stop2 modes can be either MSI up to 48 MHz or HSI16 if the RF subsystem is disabled. If the RF subsystem or the SMPS is used the exits must be set to HSI16 only. If used, the SMPS is restarted automatically.

Standby

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the VCORE domain is powered off.

The RTC can remain active (Standby mode with RTC).

The brown-out reset (BOR) always remains active in Standby mode.

The state of each I/O during standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAM1, SRAM2b and register contents are lost except for registers in the Backup domain and Standby circuitry. Optionally, SRAM2a can be retained in Standby mode, supplied by the low-power Regulator (Standby with 32 KB SRAM2a retention mode).

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm,



DS11929 Rev 3 29/165

periodic wakeup, timestamp, tamper) or a failure is detected on LSE (CSS on LSE, or from the RF system wakeup).

The system clock after wakeup is 16 MHz, derived from the HSI16. If used, the SMPS is restarted automatically.

In this mode the RF can be used.

Shutdown

The Shutdown mode allows to achieve the ultimate lowest power consumption. The internal regulator is switched off so that the VCORE domain is powered off.

The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).

The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported.

SRAM1, SRAM2a, SRAM2b and register contents are lost except for registers in the Backup domain.

The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp, tamper).

The system clock after wakeup is 4 MHz, derived from the MSI.

In this mode the RF is no longer operational.

When the RF subsystem is active, it will change the power state according to its needs (Run, Stop, Standby). This operation is transparent for the CPU1 host application and managed by a dedicated HW state machine. At any given time the effective power state reached is the higher one needed by both the CPU1 and RF sub-system.

Table 7 summarizes the peripheral features over all available modes. Wakeup capability is detailed in gray cells.

					р	Stop0	/Stop1	Stop 2		Standby		Shute	down	
Peripheral	Run Range 1	Run Range 2	Sleep	Low-power run	Low-power sleep	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
CPU1	`	′	-	Υ	-	-	-	-	-	-	-	-	-	-
CPU2	`	′	-	Υ	-	-	-	-	-	-	-	-	-	-
Radio System (BLE, 802.15.4)	Y	Y ⁽²⁾	Υ	-	-	Υ	Υ	Y	Y	Y ⁽³⁾	Y ⁽³⁾			
Flash memory (up to 1 MB)	Υ	(4)	Υ	O ⁽⁵⁾	O ⁽⁵⁾	R	-	R	-	R	-	R	-	R
SRAM1 (up to 192 KB)	`	′	Y ⁽⁶⁾	Υ	Y ⁽⁶⁾	R	-	R	-	-	-	-	-	-
SRAM2a (32 KB)	`	′	Y ⁽⁶⁾	Υ	Y ⁽⁶⁾	R	-	R	-	R ⁽⁷⁾	-	-	-	-
SRAM2b (32 KB)	Υ		Y ⁽⁶⁾	Υ	Y ⁽⁶⁾	R	-	R	-	-	-	-	-	-
Quad-SPI	(0		0	0	-	-	-	-	-	-	-	-	-
Backup Registers	`	′	Υ	Υ	Υ	R	-	R	-	R	-	R	-	R

Table 7. Features over all modes⁽¹⁾

Table 7. Features over all modes⁽¹⁾ (continued)

		# 1. FC				Stop0	•		p 2	Stan	dby	Shute	down	
Peripheral	Run Range 1	Run Range 2	Sleep	Low-power run	Low-power sleep	-	Wakeup capability	-	Wakeup capability	•	Wakeup capability	-	Wakeup capability	VBAT
Brown-out reset (BOR)	`	′	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ	-	-	-
Programmable Voltage Detector (PVD)	()	0	0	0	0	0	0	0	-	-	-	-	-
Peripheral Voltage Monitor PVMx (x=1, 2)	()	0	0	0	0	0	0	0	-	-	-	-	-
SMPS	()	0	0	0	O ⁽⁸⁾	-	-	-	-	-	-	-	-
DMAx (x = 1, 2)	()	0	0	0	-	-	-	-	-	-	-	-	-
High Speed Internal (HSI16)	()	0	0	0	O ⁽⁹⁾	-	O ⁽⁹⁾	-	-	-	-	-	-
Oscillator HSI48	()	0	-	-	-	-	-	-	-	-	-	-	-
High Speed External (HSE) ⁽¹⁰⁾	(0		0	0	-	-	-	1	-	-	-	1	-
Low Speed Internal (LSI1 or LSI2)	(0		0	0	0	-	0	-	0	-	-	-	-
Low Speed External (LSE)	()	0	0	0	0	-	0	-	0	-	0	-	0
Multi-Speed Internal (MSI) ⁽¹¹⁾	48	24	0	48	0	-	-	-	-	-	-	-	-	-
PLLx VCO maximum frequency	344	128	0	-	ı	-	-	-	-	i	-	-	-	-
Clock Security System (CSS)	()	0	0	0	0	O ⁽¹²⁾	0	O ⁽¹²⁾	ı	-	-	-	-
Clock Security System on LSE	()	0	0	0	0	0	0	0	0	0	-	,	1
RTC / Auto wakeup	()	0	0	0	0	0	0	0	0	0	0	0	0
Number of RTC Tamper pins		3	3	3	3	3	0	3	0	3	0	3	0	3
LCD	()	0	0	0	0	0	0	0	-	-	-	-	-
USB FS	0	-	0	-	-	-	0	-	-	ı	-	-	-	-
USART1	()	0	0	0	O ⁽¹³⁾	O ⁽¹³⁾	-	-	ı	-	-	-	-
Low-power UART (LPUART1)	(0		0	0	O ⁽¹³⁾	O ⁽¹³⁾	O ⁽¹³⁾	O ⁽¹³⁾	ı	-	-	-	-
I2C1	()	0	0	0	O ⁽¹⁴⁾	O ⁽¹⁴⁾	-	-	ı	-	-	-	-
I2C3	()	0	0	0	O ⁽¹⁴⁾	O ⁽¹⁴⁾	O ⁽¹⁴⁾	O ⁽¹⁴⁾	-	-	-	-	-
SPIx (x=1, 2)	()	0	0	0	-	-	-	-	-	-	-	-	-



Table 7. Features over all modes⁽¹⁾ (continued)

Table 7. Features over all modes 7 (continued)											01 11 01 11			
					d	Stop0	Stop1	Sto	p 2	Star	ndby	Shut	down	
Peripheral	Run Range 1	Run Range 2	Sleep	Low-power run	Low-power sleep	1	Wakeup capability	1	Wakeup capability	-	Wakeup capability	-	Wakeup capability	VBAT
SAI1	C)	0	0	0	-		-	-	-	-	-		-
ADC1	C)	0	0	0	-	-	-	-	-	-	-	-	-
VREFBUF	C)	0	0	0	0	-	-	-	-	-	-	-	-
COMPx (x=1, 2)	C)	0	0	0	0	0	0	0	-	-	-	-	ı
Temperature sensor	C)	0	0	0	-	-	-	-	-	-	-	-	ı
Timers TIMx (x=1, 2, 16, 17)	C	0		0	0	-	1	-	-	-	-	-	1	-
Low-power Timer 1 (LPTIM1)	C	0		0	0	0	0	0	0	-	-	-	1	-
Low-power Timer 2 (LPTIM2)	C	0		0	0	0	0	-	-	-	-	-	1	-
Independent watchdog (IWDG)	C)	0	0	0	0	0	0	0	0	0	-	1	-
Window watchdog (WWDG)	C)	0	0	0	-	-	-	-	-	-	-	1	-
SysTick timer	C)	0	0	0	-	-	-	-	-	-	-	-	1
Touch sensing controller (TSC)	C)	0	0	0	-	-	-	-	-	-	-	1	-
True random number generator (RNG)	0	-	0	-	-	-	-	-	-	-	-	-	1	-
AES2 hardware accelerator	C)	0	0	0	-	-	-	-	-	-	-	-	-
CRC calculation unit	C)	0	0	0	-	-	-	-	-	-	-	-	-
IPCC	C)	-	0	-	-	-	-	-	-	-	-	-	-
HSEM	C)	-	0	-	-	-	-	-	-	-	-	-	-
GPIOs	C)	0	0	0	0	0	0	0	(15)	5 pins	(16)	5 pins	-

- Legend: Y = Yes (Enabled), O = Optional (Disabled by default, can be enabled by software), R = Data retained,
 = Not available.
- 2. Bluetooth[®] Low Energy not possible in this mode.
- 3. Standby with SRAM2a Retention mode only.
- 4. Flash memory programming only possible in Range 1 voltage, not in Range 2 and not in Low Power mode.
- 5. The Flash memory can be configured in Power-down mode. By default, it is not in Power-down mode.
- 6. The SRAM clock can be gated on or off.
- 7. SRAM2a content is preserved when the bit RRS is set in PWR_CR3 register.
- 8. Stop 0 only. SMPS is automatically switched to Bypass or Open mode during Low power operation.

9. Some peripherals with wakeup from Stop capability can request HSI16 to be enabled. In this case, HSI16 is woken up by the peripheral, and only feeds the peripheral which requested it. HSI16 is automatically put off when the peripheral does not need it anymore.

- 10. The HSE can be used by the RF subsystem according with the need to perform RF operation (Tx or Rx).
- 11. MSI maximum frequency.
- 12. In case RF will be used and HSE will fail.
- 13. UART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, address match or received frame event.
- 14. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 15. I/Os can be configured with internal pull-up, pull-down or floating in Standby mode.
- 16. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.



DS11929 Rev 3 33/165

Table 8. STM32WB55xx modes overview													
Mode	Regulator	CPU1	Flash	SRAM	Clocks	DMA and Peripherals	Wakeup source	Consumption ⁽¹⁾	Wakeup time ⁽²⁾				
Run	Range 1	Yes	ON ⁽³⁾⁽⁴⁾	ON	Any	All	N/A	107 μA/MHz	N/A				
Run	Range2	res	ONCO	ON	Ally	All except RNG and USB-FS ⁽⁵⁾	IN/A	100 μA/MHz	IN/A				
LPRun	LPR	Yes	ON ⁽³⁾	ON	Any except PLL	All except RF, RNG and USB-FS	N/A	103 μA/MHz	15.33 µs				
Sleep	Range 1	No	ON ⁽³⁾	ON ⁽⁶⁾	Any	All	Any interrupt	41 μA/MHz	9 cycles				
Sieep	Range 2	NO	ON	ON	Any	All except RNG and USB-FS ⁽⁵⁾	or event	46 μA/MHz	9 Cycles				
LPSleep	LPR	No	ON ⁽³⁾	ON ⁽⁶⁾	Any except PLL	All except RF, RNG and USB-FS	Any interrupt or event	45 μA/MHz	9 cycles				
	Range 1				LSE, LSI,	RF ⁽⁵⁾ , BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1, 2) USART1 ⁽⁹⁾	Reset pin, all I/Os, RF, BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1, 2)						
Stop 0	Range 2	No OF	OFF	ON	HSE ⁽⁷⁾ , HSI16 ⁽⁸⁾	LPUART1 ⁽⁹⁾ I2Cx (x=1, 3) ⁽¹⁰⁾ LPTIMx (x=1, 2), SMPS All other peripherals are frozen.	USART1 LPUART1 I2Cx (x=1, 3) LPTIMx (x=1, 2) USB	100 μΑ	1.7 µs				
Stop 1	LPR	No	OFF	ON	LSE, LSI, HSE ⁽⁷⁾ , HSI16 ⁽⁸⁾	RF, BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1, 2) USART1 ⁽¹³⁾ LPUART1 ⁽¹³⁾ I2Cx (x=1, 3) ⁽¹⁴⁾ LPTIMx (x=1, 2) All other peripherals are frozen.	Reset pin, all I/Os RF, BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1, 2) USART1 LPUART1 I2Cx (x=1, 3) LPTIMx (x=1, 2) USB	9.2 μA w/o RTC 9.6 μA w RTC	4.7 µs				



					Table	e 8. STM3	32WB55xx modes overview (continued)
\mathbf{I}	Mode	Regulator	CPU1	Flash	SRAM	Clocks	DMA and Peripherals	Wakeup s

	<u> </u>			l		,	Edexx modes overview (continuou)		
Mode	Regulator	CPU1	Flash	SRAM	Clocks	DMA and Peripherals	Wakeup source	Consumption ⁽¹⁾	Wakeup time ⁽²⁾
Stop 2	LPR	No	OFF	ON	LSE, LSI	RF, BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1, 2) USART1 ⁽¹³⁾ LPUART1 ⁽¹³⁾ I2C3 ⁽¹⁰⁾ LPTIM1 All other peripherals are frozen.	Reset pin, all I/Os RF, BOR, PVD, PVM RTC, LCD, IWDG COMPx (x=1, 2) LPUART1 I2C3 LPTIM1	1.85 μA w/o RTC 2.1 μA w RTC	5.55 μs
Q: 11	LPR			SRAM2a ON ⁽¹¹⁾	LSE,	RF, BOR, RTC, IWDG All other peripherals are	RF, Reset pin	0.32 μA w/o RTC 0.6 μA w RTC	TD 0
Standby	OFF	No	OFF	OFF	LSI	powered off. I/O configuration can be floating, pull-up or pull-down	5 I/Os (WKUPx) ⁽¹²⁾ BOR, RTC, IWDG	TBD μA w/o RTC TBD μA w RTC	TBD
Shutdown	OFF	No	OFF	OFF	LSE	RTC All other peripherals are powered off. I/O configuration can be floating, pull-up or pull-down ⁽¹³⁾	5 I/Os (WKUPx) ⁽¹²⁾ , RTC	0.028 μA w/o RTC 0.315 μA w/ RTC	TBD

- 1. Typical current at V_{DD} = 1.8 V, 25 °C. for STOPx, SHUTDOWN and Standby, else V_{DD} = 3.3 V, 25 °C.
- 2. Add TBD µs when using SMPS, except Sleep, LPSleep and Stop 0 where the SMPS is not stopped.
- 3. The Flash memory controller can be placed in power-down mode if the RF subsystem is not in use and all the program is run from the SRAM.
- 4. Flash memory programming is only possible in Range 2 voltage.
- 5. Bluetooth® Low Energy not possible in this mode.
- The SRAM1 and SRAM2 clocks can be gated off independently.
- 7. HSE (32 MHz) automatically used when RF activity is needed by the RF subsystem.
- 8. HSI16 (16 MHz) automatically used by some peripherals.
- 9. U(S)ART and LPUART reception is functional in Stop mode, and generates a wakeup interrupt on Start, Address match or Received frame event.
- 10. I2C address detection is functional in Stop mode, and generates a wakeup interrupt in case of address match.
- 11. SRAM1 and SRAM2b are OFF.
- 12. The I/Os with wakeup from Standby/Shutdown capability are: PA0, PC13, PC12, PA2, PC5.
- 13. I/Os can be configured with internal pull-up, pull-down or floating but the configuration is lost immediately when exiting the Shutdown mode.

3.7.6 Reset mode

In order to improve the consumption under reset, the I/Os state under and after reset is "analog state" (the I/O Schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.

3.8 VBAT operation

The VBAT pin allows to power the device VBAT domain (RTC, LSE and Backup registers) from an external battery, an external supercapacitor, or from V_{DD} when no external battery nor an external supercapacitor are present. Three anti-tamper detection pins are available in VBAT mode.

VBAT operation is automatically activated when V_{DD} is not present.

An internal VBAT battery charging circuit is embedded and can be activated when V_{DD} is present.

Note: When the microcontroller is supplied only from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.

3.9 Interconnect matrix

Several peripherals have direct connections between them. This allows autonomous communication between peripherals, saving CPU1 resources and, consequently, reducing power supply consumption. In addition, these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, low-power run and sleep, Stop 0, Stop 1 and Stop 2 modes.

Source	Destination	Action	Run	Sleep	Low-power run	Low-power	Stop 0 / Stop 1	Stop 2
	TIMx	Timers synchronization or chaining	Υ	Υ	Υ	Υ	-	-
TIMx	ADC1	Conversion triggers	Υ	Υ	Υ	Υ	ı	-
TIWA	DMA	Memory to memory transfer trigger	Υ	Υ	Υ	Υ	-	-
	COMPx	Comparator output blanking	Υ	Υ	Υ	Υ	-	-
COMPx	TIM1 TIM2	Timer input channel, trigger, break from analog signals comparison	Υ	Υ	Υ	Υ	-	-
OCIVII X	LPTIMERx	Low-power timer triggered by analog signals comparison	Υ	Υ	Υ	Υ	Υ	Y ⁽¹⁾
ADCx	TIM1	Timer triggered by analog watchdog	Υ	Υ	Υ	Υ	-	-

Table 9. STM32WB55xx CPU1 peripherals interconnect matrix

4

Table 9. STM32WB55xx CPU1 peripherals interconnect matrix (continued)

Source	Destination	Action	Run	Sleep	Low-power run	Low-power	Stop 0 / Stop 1	Stop 2
	TIM16	Timer input channel from RTC events	Υ	Υ	Υ	Υ	-	-
RTC	LPTIMERx	Low-power timer triggered by RTC alarms or tampers	Υ	Y	Υ	Υ	Υ	Y ⁽¹⁾
All clocks sources (internal and external)	TIM2 TIM16, 17	Clock source used as input channel for RC measurement and trimming	Y	Y	Y	Y	-	-
USB	TIM2	Timer triggered by USB SOF	Υ	Υ	-	-	-	-
CSS CPU (hard fault) SRAM (parity error) Flash memory (ECC error) COMPx PVD	TIM1 TIM16,17	Timer break	Y	Υ	Υ	Υ	-	-
	TIMx	External trigger	Υ	Υ	Υ	Υ	-	
GPIO	LPTIMERx	External trigger	Υ	Υ	Υ	Υ	Υ	Y ⁽¹⁾
	ADC1	Conversion external trigger	Υ	Υ	Υ	Υ	-	-

^{1.} LPTIM1 only.

3.10 Clocks and startup

The STM32WB55xx devices integrate many sources of clocks:

- LSE: 32.768KHz external oscillator, for accurate RTC and calibration with other embedded RC oscillators
- LSI1: 32 KHz on-chip low-consumption RC oscillator
- LSI2: almost 32 KHz on-chip high-stability RC oscillator, used by the RF subsystem
- HSE: high quality 32 MHz external oscillator with trimming, needed by the RF subsystem
- HSI16: 16 MHz high accuracy on-chip RC oscillator
- MSI: 100 KHz to 48 MHz multiple speed on-chip low power oscillator, can be trimmed using the LSE signal
- HSI48: 48 MHz on-chip RC oscillator, for USB crystal-less purpose

The clock controller (see *Figure* 7) distributes the clocks coming from the different oscillators to the core and the peripherals including the RF subsystem. It also manages clock gating for low power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching:** clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management:** to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: four different clock sources can be used to drive the master clock SYSCLK:
 - 16 MHz high-speed internal RC oscillator (HSI16), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate
 12 frequencies from 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach better than ±0.25% accuracy. The MSI can supply a PLL.
 - System PLL that can be fed by HSE, HSI16 or MSI, with a maximum frequency of 64 MHz.
- Auxiliary clock source: two ultralow-power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE), supporting four drive capability modes. The LSE can also be configured in bypass mode for an external clock.
 - 32 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock accuracy is ±5%. The LSI source can be either the LSI1 or the LSI2 on-chip oscillator.
- Peripheral clock sources: Several peripherals (RNG, SAI, USARTs, I2Cs, LPTimers, ADC) have their own independent clock whatever the system clock. Two PLLs, each

- having three independent outputs allowing the highest flexibility, can generate independent clocks for the ADC, the RNG and the SAI.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 4 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If an HSE clock failure occurs, the master clock is automatically switched to HSI16 and a software interrupt is generated if enabled. LSE failure can also be detected and an interrupt generated.
- Clock-out capability:
 - MCO: microcontroller clock output: it outputs one of the internal clocks for external use by the application. Low frequency clocks (LSIx, LSE) are available down to Stop 1 low power state.
 - LSCO: low speed clock output: it outputs LSI or LSE in all low-power modes down to Standby.

Several prescalers allow the user to configure the AHB frequencies, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 64 MHz.



DS11929 Rev 3 39/165




Figure 7. Clock tree

3.11 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. Fast I/O toggling can be achieved thanks to their mapping on the AHB2 bus.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

577

3.12 Direct memory access controller (DMA)

The device embeds two DMAs. Refer to *Table 10: DMA implementation* for the features implementation.

Direct memory access (DMA) is used in order to provide high-speed data transfer between peripherals and memory as well as memory to memory. Data can be quickly moved by DMA without any CPU actions. This keeps CPU resources free for other operations.

The two DMA controllers have 14 channels in total, a full cross matrix allows any peripheral to be mapped on any of the available DMA channels. Each has an arbiter for handling the priority between DMA requests.

The DMA supports:

- 14 independently configurable channels (requests)
- A full cross matrix between peripherals and all 14 channels exist. There is also a HW trigger possibility through the DMAMUX
- Priorities between requests from channels of one DMA are software programmable (4 levels consisting of very high, high, medium, low) or hardware in case of equality (request 1 has priority over request 2, etc.)
- Independent source and destination transfer size (byte, half word, word), emulating packing and unpacking. Source/destination addresses must be aligned on the data size.
- Support for circular buffer management
- 3 event flags (DMA Half Transfer, DMA Transfer complete and DMA Transfer Error) logically ORed together in a single interrupt request for each channel
- Memory-to-memory transfer
- Peripheral-to-memory and memory-to-peripheral, and peripheral-to-peripheral transfers
- Access to Flash, SRAM, APB and AHB peripherals as source and destination
- Programmable number of data to be transferred: up to 65536.

Table 10. DMA implementation

DMA features	DMA1	DMA2
Number of regular channels	7	7

A DMAMUX block makes it possible to route any peripheral source to any DMA channel.

3.13 Interrupts and events

3.13.1 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 63 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M4 with FPU.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.13.2 Extended Interrupts and Events Controller (EXTI)

The Extended Interrupts and Events Controller (EXTI) manages wakeup through configurable and direct event inputs. It provides wake-up requests to the Power Control, and generates interrupt requests to the CPUx NVIC and events to the CPUx event input.

Configurable events/interrupt come from peripherals able to generate a pulse and allow to select the Event/Interrupt trigger edge and/or a SW trigger

Direct events/interrupt are coming from peripherals having their own clearing mechanism.

3.14 Analog to digital converter (ADC)

The device embeds a successive approximation analog-to-digital converter with the following features:

- 12-bit native resolution, with built-in calibration
- up to 16-bit resolution with 64 decimation ratio
- 4.26 Msps maximum conversion rate with full resolution
 - Down to 39 ns sampling time
 - Increased conversion rate for lower resolution (up to 7.11 Msps for 6-bit resolution)
- Up to 16 external channels and three internal channels: internal reference voltages, temperature sensor
- Single-ended and differential mode inputs
- Low-power design
 - Capable of low-current operation at low conversion rate (consumption decreases linearly with speed)
 - Dual clock domain architecture: ADC speed independent from CPU frequency
- Highly versatile digital interface
 - Single-shot or continuous/discontinuous sequencer-based scan mode: two groups of analog signals conversions can be programmed to differentiate background and high-priority real-time conversions
 - The ADC supports multiple trigger inputs for synchronization with on-chip timers and external signals
 - Results stored into three data register or in SRAM with DMA controller support



Data pre-processing: left/right alignment and per channel offset compensation

- Built-in oversampling unit for enhanced SNR
- Channel-wise programmable sampling time
- Three analog watchdog for automatic voltage monitoring, generating interrupts and trigger for selected timers
- Hardware assistant to prepare the context of the injected channels to allow fast context switching

3.14.1 Temperature sensor

The temperature sensor (TS) generates a voltage V_{TS} that varies linearly with temperature.

The temperature sensor is internally connected to the ADC1_IN17 input channel, which is used to convert the sensor output voltage into a digital value.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

Calibration value nameDescriptionMemory addressTS_CAL1TS_ADC raw data acquired at a temperature of 30 °C (\pm 5 °C), $V_{DDA} = V_{REF+} = 3.0 \text{ V} (\pm 10 \text{ mV})$ 0x1FFF 75A8 - 0x1FFF 75A9

Table 11. Temperature sensor calibration values

3.14.2 Internal voltage reference (V_{REFINT})

The internal voltage reference (VREFINT) provides a stable (bandgap) voltage output for the ADC and Comparators. VREFINT is internally connected to the ADC1_IN0 input channel. The precise voltage of VREFINT is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

<u> </u>										
Calibration value name	Description	Memory address								
VREFINT	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = V _{REF+} = 3.6 V (± 10 mV)	0x1FFF 75AA - 0x1FFF 75AB								

Table 12. Internal voltage reference calibration values

3.15 Voltage reference buffer (VREFBUF)

The STM32WB55xx devices embed an voltage reference buffer which can be used as voltage reference for ADC and also as voltage reference for external components through the VREF+ pin. The internal voltage reference buffer supports two voltages:

- 2.048 V
- 2.5 V.

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off. The VREF+ pin is double-bonded with VDDA on UFQFPN48



package, hence the internal voltage reference buffer is not available on a dedicated pin, but user can still use the VDDA value.

3.16 Comparators (COMP)

The STM32WB55xx devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers and can be also combined into a window comparator.

3.17 Touch sensing controller (TSC)

The touch sensing controller provides a simple solution for adding capacitive sensing functionality to any application. Capacitive sensing technology is able to detect finger presence near an electrode which is protected from direct touch by a dielectric such as glass or plastic. The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library (free to use) and enables reliable touch sensing functionality in the end application.

The main features of the touch sensing controller are the following:

- Proven and robust surface charge transfer acquisition principle
- Supports up to 28 capacitive sensing channels
- Up to three capacitive sensing channels can be acquired in parallel offering a very good response time
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to three capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with STMTouch touch sensing firmware library

Note: The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O availability.



3.18 Liquid crystal display controller (LCD)

All device embed an LCD controller with the following characteristics:

- Highly flexible frame rate control.
- Supports Static, 1/2, 1/3, 1/4 and 1/8 duty.
- Supports Static, 1/2, 1/3 and 1/4 bias.
- Double buffered memory allows data in LCD_RAM registers to be updated at any time by the application firmware without affecting the integrity of the data displayed.
 - LCD data RAM of up to 16 x 32-bit registers which contain pixel information (active/inactive)
- Software selectable LCD output voltage (contrast) from VLCD_{min} to VLCD_{max}.
- No need for external analog components:
 - A step-up converter is embedded to generate an internal VLCD voltage higher than V_{DD} (up to 3.6 V if $V_{DD} > 2.0$ V)
 - Software selection between external and internal VLCD voltage source. In case of an external source, the internal boost circuit is disabled to reduce power consumption
 - A resistive network is embedded to generate intermediate VLCD voltages
 - The structure of the resistive network is configurable by software to adapt the power consumption to match the capacitive charge required by the LCD panel
 - Integrated voltage output buffers for higher LCD driving capability.
- The contrast can be adjusted using two different methods:
 - When using the internal step-up converter, the software can adjust VLCD between VLCD_{min} and VLCD_{max}
 - Programmable dead time (up to eight phase periods) between frames.
- Full support of low-power modes: the LCD controller can be displayed in Sleep, Low-power run, Low-power sleep and Stop modes, or can be fully disabled to reduce power consumption.
- Built in phase inversion for reduced power consumption and EMI (electromagnetic interference).
- Start of frame interrupt to synchronize the software when updating the LCD data RAM.
- Blink capability:
 - 1, 2, 3, 4, 8 or all pixels can be programmed to blink at a configurable frequency
 - Software adjustable blink frequency to achieve around 0.5 Hz. 1 Hz. 2 Hz or 4 Hz.

Used LCD segment and common pins should be configured as GPIO alternate functions and unused segment and common pins can be used for general purpose I/O or for another peripheral alternate function.

Note:

When the LCD relies on the internal step-up converter, the VLCD pin should be connected to V_{SS} with a capacitor. Its typical value is 1 μ F.

3.19 True random number generator (RNG)

All devices embed a true RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

577

DS11929 Rev 3 45/165

3.20 Timers and watchdogs

The STM32WB55xx includes one advanced 16-bit timer, one general-purpose 32-bit timer, two 16-bit basic timers, two low-power timers, two watchdog timers and a SysTick timer. *Table 13* compares the features of the advanced control, general purpose and basic timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complementary outputs	
Advanced control	TIM1	16-bits	Up, down, Up/down			4	3	
General purpose	TIM2	32-bits	Up, down, Up/down	Any integer between 1 and 65536	between 1		4	No
General purpose	TIM16	16-bits	Up			Yes	2	1
General purpose	TIM17	16-bits	Up			2	1	
Low power	LPTIM1 LPTIM2	16-bits	Up			1	1	

Table 13. Timer features

3.20.1 Advanced-control timer (TIM1)

The advanced-control timer can be seen as a three-phase PWM multiplexed on six channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIMx timers (described in Section 3.20.2) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

3.20.2 General-purpose timers (TIM2, TIM16, TIM17)

There are up to three synchronizable general-purpose timers embedded in the STM32WB55xx (see *Table 13* for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

- TIM2
 - Full-featured general-purpose timer



 Features four independent channels for input capture/output compare, PWM or one-pulse mode output. Can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

- The counter can be frozen in debug mode.
- Independent DMA request generation, support of quadrature encoders.
- TIM16 and TIM17
 - General-purpose timers with mid-range features:
 - 16-bit auto-reload upcounters and 16-bit prescalers.
 - 1 channel and 1 complementary channel
 - All channels can be used for input capture/output compare, PWM or one-pulse mode output.
 - The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.
 - The counters can be frozen in debug mode

3.20.3 Low-power timer (LPTIM1 and LPTIM2)

The devices embed two low-power timers. These timers have an independent clock and are running in Stop mode if they are clocked by LSE, LSIx or by an external clock. They are able to wakeup the system from Stop mode.

LPTIM1 is active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 is active in Stop 0 and Stop 1 mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- Configurable output: pulse, PWM
- · Continuous/ one shot mode
- Selectable software/hardware input trigger
- Selectable clock source
 - Internal clock sources: LSE, either LSI1 or LSI2, HSI16 or APB clock
 - External clock source over LPTIM input (working even with no internal clock source running, used by pulse counter application).
- Programmable digital glitch filter
- Encoder mode (LPTIM1 only)

3.20.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.



DS11929 Rev 3 47/165

3.20.5 System window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.20.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source

3.21 Real-time clock (RTC) and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Two programmable alarms
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy
- Three anti-tamper detection pins with programmable filter
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to VBAT mode
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period.

The RTC and the 20 backup registers are supplied through a switch that takes power either from the V_{DD} supply (when present) or from the VBAT pin.

The backup registers are 32-bit registers used to store 80 bytes of user application data when V_{DD} power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby or Shutdown mode.

The RTC clock sources can be:

- A 32.768 kHz external crystal (LSE)
- An external resonator or oscillator (LSE)
- One of the internal low power RC oscillators (LSI1 or LSI2, with typical frequency of 32 kHz)
- The high-speed external clock (HSE) divided by 32

577

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSE. When clocked by one of the LSIs, the RTC is not functional in VBAT mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt and wakeup the device from the low-power modes.

3.22 Inter-integrated circuit interface (I2C)

The device embeds two I2Cs. Refer to *Table 14* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System Management Bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (Packet Error Checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power System Management Protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming. Refer to Figure 7: Clock tree.
- Wakeup from Stop mode on address match
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 14. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C3
Standard-mode (up to 100 kbit/s)	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х
Fast-mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	Х	Х
Programmable analog and digital noise filters	Х	Х
SMBus/PMBus hardware support	Х	Х



DS11929 Rev 3 49/165

I2C features ⁽¹⁾	I2C1	I2C3
Independent clock	Х	Х
Wakeup from Stop 0 / Stop 1 mode on address match	Х	Х
Wakeup from Stop 2 mode on address match	-	Х

Table 14. I2C implementation (continued)

3.23 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32WB55xx devices feature one universal synchronous receiver transmitter.

This interface provides asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and has LIN Master/Slave capability. It provides hardware management of the CTS and RTS signals, and RS485 Driver Enable.

The USART is able to communicate at speeds of up to 4 Mbit/s, and also provides Smart Card mode (ISO 7816 compliant) and SPI-like communication capability.

The USART supports synchronous operation (SPI mode), and can be used as an SPI master.

The USART has a clock domain independent from the CPU clock, allowing the it to wake up the MCU from Stop mode using baudrates up to 200 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

The USART interface can be served by the DMA controller.

3.24 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds two Low-Power UARTs, enabling asynchronous serial communication with minimum power consumption. The LPUARTs support half duplex single wire communication and modem operations (CTS/RTS), allowing multiprocessor communication.

The two LPUARTs have a clock domain independent from the CPU clock, and can wakeup the system from Stop mode using baudrates up to 220 Kbaud. The wake up events from Stop mode are programmable and can be:

- Start bit detection
- Any received data frame
- A specific programmed data frame

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUARTs can wait for an incoming frame while



^{1.} X: supported

having an extremely low energy consumption. Higher speed clock can be used to reach higher baudrates.

The LPUART interfaces can be served by the DMA controller.

3.25 Serial peripheral interface (SPI1, SPI2)

Two SPI interfaces allow communication up to 32 Mbit/s in master and up to 24 Mbit/s in slave modes, in half-duplex, full-duplex and simplex modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. The SPI interfaces support NSS pulse mode, TI mode and Hardware CRC calculation.

All SPI interfaces can be served by the DMA controller.

3.26 Serial audio interfaces (SAI1)

The device embeds a dual channel SAI peripheral that supports full duplex audio operation. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

The SAI peripheral supports:

- One independent audio sub-block that can be a transmitter or a receiver, with the respective FIFO
- 8-word integrated FIFOs
- Synchronous or asynchronous mode
- Master or slave configuration
- Clock generator to target independent audio frequency sampling when audio sub-block is configured in master mode
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out
- Up to 16 slots available with configurable size and with the possibility to select which
 ones are active in the audio frame
- Number of bits by frame may be configurable
- Frame synchronization active level configurable (offset, bit length, level)
- First active bit position in the slot is configurable
- LSB first or MSB first for data transfer
- Mute mode
- Stereo/Mono audio frame capability
- Communication clock strobing edge configurable (SCK)
- Error flags with associated interrupts if enabled respectively
 - Overrun and underrun detection
 - Anticipated frame synchronization signal detection in slave mode
 - Late frame synchronization signal detection in slave mode
 - Codec not ready for the AC'97 mode in reception



DS11929 Rev 3 51/165

- Interruption sources when enabled:
 - Errors
 - FIFO requests
- DMA interface with two dedicated channels to handle access to the dedicated integrated FIFO of the SAI audio sub-block.

The PDM (Pulse Density Modulation) block allows the user to manage up to three digital microphone pairs (with two different clocks). This block performs Right and Left microphone de-interleaving and time alignment through programmable delay lines in order to properly feed the SAI.

3.27 Quad-SPI memory interface (QUADSPI)

The Quad-SPI is a specialized communication interface targeting single, dual or quad SPI Flash memories. It can operate in any of the three following modes:

- Indirect mode: all the operations are performed using the QUADSPI registers
- Status polling mode: the external memory status register is periodically read and an interrupt can be generated in case of flag setting
- Memory-mapped mode: the external Flash memory is mapped and is seen by the system as if it were an internal memory. This mode can be used for the Execute In Place (XIP)

The Quad-SPI interface supports:

- Three functional modes: indirect, status-polling, and memory-mapped
- SDR and DDR support
- Fully programmable opcode for both indirect and memory mapped mode
- Fully programmable frame format for both indirect and memory mapped mode
- Each of the five following phases can be configured independently (enable, length, single/dual/quad communication)
 - Instruction phase
 - Address phase
 - Alternate bytes phase
 - Dummy cycles phase
 - Data phase
- Integrated FIFO for reception and transmission
- 8, 16, and 32-bit data accesses are allowed
- DMA channel for indirect mode operations
- Programmable masking for external Flash memory flag management
- Timeout management
- Interrupt generation on FIFO threshold, timeout, status match, operation complete, and access error

3.28 Development support

3.28.1 Serial wire JTAG debug port (SWJ-DP)

The Arm[®] SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using only two pins instead of the five required by the JTAG (JTAG pins can then be reused as GPIOs with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.28.2 Embedded Trace Macrocell™

The Arm[®] Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32WB55xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.


The Embedded Trace Macrocell operates with third party debugger software tools.



DS11929 Rev 3 53/165


4 Pinouts and pin description

Figure 8. STM32WB55xxCx UFQFPN48 pinout⁽¹⁾⁽²⁾



- 1. The above figure shows the package top view.
- 2. The exposed pad must be connected to ground plane.

Figure 9. STM32WB55xxRx VFQFPN68 pinout⁽¹⁾⁽²⁾



- 1. The above figure shows the package top view.
- 2. The exposed pad must be connected to ground plane.

57

5 6 10 PA14 PC10 PD2 PD7 Α PA11 PA12 PA15 PA13 PB3 VDD В VDDUSB PA10 PC11 PE1 С PB13 PC12 PD6 PB4 VBAT PC15-OSC32_OUT PC14-OSC32_IN D Ε PD10 PD11 PE2 РН3-ВООТ0 PH0 PC8 PB6 PA2 G VSSA OSC_IN OSC_OUT VDDRF VSSRF vss PB11 PA8 PA3 vss VDD Κ VDD PA9 PA5 PA4 VDD Radio **USB** SMPS VSS MS42407V3

Figure 10. STM32WB55xxVx WLCSP100 ballout⁽¹⁾

1. The above figure shows the package top view.

Table 15. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition						
Pin name	Unless otherwise specified in brackets below the pin name, the pin function during and aft reset is the same as the actual pin name							
	S	Supply pin						
Pin type	I	Input only pin						
	1/0	Input / output pin						
	FT	5 V tolerant I/O						
	TT	3.6 V tolerant I/O						
	RF	RF I/O						
	RST	Bidirectional reset pin with weak pull-up resistor						
I/O structure		Option for TT or FT I/Os						
	_f ⁽¹⁾	I/O, Fm+ capable						
	_l ⁽²⁾	I/O, with LCD function supplied by V _{LCD}						
	_u ⁽³⁾	I/O, with USB function supplied by V _{DDUSB}						
	_a ⁽⁴⁾	I/O, with Analog switch function supplied by V _{DDA}						

577

Table 15. Legend/abbreviations used in the pinout table (continued)

Na	me	Abbreviation	Definition			
Notes Unless otherwise specified by a note, all I/Os are set as analog inputs during and at						
Pin	Alternate functions	PIOx_AFR registers				
functions	Additional functions	Functions directly selected/er	nabled through peripheral registers			

- 1. The related I/O structures in *Table 16* are: FT_f, FT_fa, FT_fl, FT_fla.
- 2. The related I/O structures in *Table 16* are: FT_I, FT_fI, FT_lu.
- 3. The related I/O structures in *Table 16* are: FT_u, FT_lu.
- 4. The related I/O structures in *Table 16* are: FT_a, FT_la, FT_fa, FT_fla, TT_a, TT_la.

Table 16. STM32WB55xx pin and ball definitions

	Table 10. OT MOZYVBOOXX pill and ball definitions									
Pin	Pin number			se						
UFQFPN48	VFQFPN68	WLCSP100	Pin name (function after reset)	Pin type	I/O structures	Notes	Alternate functions	Additional functions		
-	ı	E6	PE2	I/O	FT_I	-	TRACECK, SAI1_PDM_CK1, TSC_G7_IO1, LCD_SEG38, SAI1_MCLK_A, CM4_EVENTOUT	-		
-	1	C9	PD13	I/O	FT_I	-	TSC_G6_IO4, LCD_SEG33, LPTIM2_OUT, CM4_EVENTOUT	-		
-	1	D8	PD14	I/O	FT_I	-	TIM1_CH1, LCD_SEG34, CM4_EVENTOUT	-		
-	ı	E7	PD15	I/O	FT_I	-	TIM1_CH2, LCD_SEG35, CM4_EVENTOUT	-		
1	1	C10	VBAT	S	-	-	-	-		
-	2	G5	PC13	I/O	FT	(1) (2)	CM4_EVENTOUT	RTC_TAMP1/RTC_TS/ RTC_OUT/WKUP2		
2	3	D10	PC14- OSC32_IN	I/O	FT	(1) (2)	CM4_EVENTOUT	OSC32_IN		
3	4	D9	PC15- OSC32_OUT	I/O	FT	(1) (2)	CM4_EVENTOUT	OSC32_OUT		
-	-	E10	PH0	I/O	FT	-	CM4_EVENTOUT	-		
-	-	E9	PH1	I/O	FT	-	CM4_EVENTOUT	-		
4	5	E8	PH3-BOOT0	I/O	FT	-	CM4_EVENTOUT, LSCO	-		



Table 16. STM32WB55xx pin and ball definitions (continued)

.	Pin number									
Pin	nur	nber			res					
UFQFPN48	VFQFPN68	WLCSP100	Pin name (function after reset)	Pin type	I/O structures	Notes	Alternate functions	Additional functions		
5	6	F7	PB8	I/O	FT_fl	-	TIM1_CH2N, SAI1_PDM_CK1, I2C1_SCL, QUADSPI_BK1_IO1, LCD_SEG16, SAI1_MCLK_A, TIM16_CH1, CM4_EVENTOUT	-		
6	7	F10	PB9	I/O	FT_fla	1	TIM1_CH3N, SAI1_PDM_DI2, I2C1_SDA, SPI2_NSS, IR_OUT, TSC_G7_IO4, QUADSPI_BK1_IO0, LCD_COM3, SAI1_FS_A, TIM17_CH1, CM4_EVENTOUT	-		
7	8	F9	NRST	I/O	RST	-	-	-		
-	9	F8	PC0	I/O	FT_fla	-	LPTIM1_IN1, I2C3_SCL, LPUART1_RX, LCD_SEG18, LPTIM2_IN1, CM4_EVENTOUT	ADC1_IN1		
-	10	G8	PC1	I/O	FT_fla	-	LPTIM1_OUT, SPI2_MOSI, I2C3_SDA, LPUART1_TX, LCD_SEG19, CM4_EVENTOUT	ADC1_IN2		
-	11	G9	PC2	I/O	FT_la	-	LPTIM1_IN2, SPI2_MISO, LCD_SEG20, CM4_EVENTOUT	ADC1_IN3		
-	12	G10	PC3	I/O	FT_a	ı	LPTIM1_ETR, SAI1_PDM_DI1, SPI2_MOSI, LCD_VLCD, SAI1_SD_A, LPTIM2_ETR, CM4_EVENTOUT	ADC1_IN4		
-	-	H10	VSSA	S	-	ı	-	-		
_	13	H8	VREF+	S	-	-	-	VREFBUF_OUT		
8	14	H9	VDDA	S	-	(3)	-	-		
_	-	J9	VSS	S	-	-	-	-		
-	-	J10	VDD	S	-	-	-	-		
9	15	G7	PA0	I/O	FT_a	-	TIM2_CH1, COMP1_OUT, SAI1_EXTCLK, TIM2_ETR, CM4_EVENTOUT	COMP1_INM, ADC1_IN5, RTC_TAMP2/WKUP1		
10	16	G8	PA1	I/O	FT_la	-	TIM2_CH2, I2C1_SMBA, SPI1_SCK, LCD_SEG0, CM4_EVENTOUT	COMP1_INP, ADC1_IN6		



Table 16. STM32WB55xx pin and ball definitions (continued)

Pin	nur	nber			S			
UFQFPN48	VFQFPN68	WLCSP100	Pin name (function after reset)	Pin type	I/O structures	Notes	Alternate functions	Additional functions
11	17	F6	PA2	I/O	FT_la	1	LSCO, TIM2_CH3, LPUART1_TX, QUADSPI_BK1_NCS, LCD_SEG1, COMP2_OUT, CM4_EVENTOUT	COMP2_INM, ADC1_IN7, WKUP4/LSCO
12	18	J8	PA3	I/O	FT_la	-	TIM2_CH4, SAI1_PDM_CK1, LPUART1_RX, QUADSPI_CLK, LCD_SEG2, SAI1_MCLK_A, CM4_EVENTOUT	COMP2_INP, ADC1_IN8
13	19	K10	PA4	I/O	FT_a	-	SPI1_NSS, SAI1_FS_B, LPTIM2_OUT, LCD_SEG5, CM4_EVENTOUT	COMP1_INM, COMP2_INM, ADC1_IN9
14	20	K9	PA5	I/O	FT_a	- 1	TIM2_CH1, TIM2_ETR, SPI1_SCK, LPTIM2_ETR, SAI1_SD_B, CM4_EVENTOUT	COMP1_INM, COMP2_INM, ADC1_IN10
15	21	H7	PA6	I/O	FT_la	-	TIM1_BKIN, SPI1_MISO, LPUART1_CTS, QUADSPI_BK1_IO3, LCD_SEG3, TIM16_CH1, CM4_EVENTOUT	ADC1_IN11
16	22	H6	PA7	I/O	FT_fla	-	TIM1_CH1N, I2C3_SCL, SPI1_MOSI, QUADSPI_BK1_IO2, LCD_SEG4, COMP2_OUT, TIM17_CH1, CM4_EVENTOUT	ADC1_IN12
17	23	J7	PA8	I/O	FT_la	-	MCO, TIM1_CH1, SAI1_PDM_CK2, USART1_CK, LCD_COM0, SAI1_SCK_A, LPTIM2_OUT, CM4_EVENTOUT	ADC1_IN15
18	24	K8	PA9	I/O	FT_fla	-	TIM1_CH2, SAI1_PDM_DI2, I2C1_SCL, SPI2_SCK, USART1_TX, LCD_COM1, SAI1_FS_A, CM4_EVENTOUT	COMP1_INM, ADC1_IN16
-	25	G4	PC4	I/O	FT_la	-	LCD_SEG22, CM4_EVENTOUT	COMP1_INM, ADC1_IN13
-	26	H5	PC5	I/O	FT_la	-	SAI1_PDM_DI3, LCD_SEG23, CM4_EVENTOUT	COMP1_INP, ADC1_IN14, WKUP5

Table 16. STM32WB55xx pin and ball definitions (continued)

Pin number							pin and ban definitions (co	,
UFQFPN48	VFQFPN68	WLCSP100	Pin name (function after reset)	Pin type	I/O structures	Notes	Alternate functions	Additional functions
19	27	K7	PB2	I/O	FT_a	-	RTC_OUT, LPTIM1_OUT, I2C3_SMBA, SPI1_NSS, LCD_VLCD, SAI1_EXTCLK, CM4_EVENTOUT	COMP1_INP
-	28	K6	PB10	I/O	FT_fl	-	TIM2_CH3, I2C3_SCL, SPI2_SCK, LPUART1_RX, TSC_SYNC, QUADSPI_CLK, LCD_SEG10, COMP1_OUT, SAI1_SCK_A, CM4_EVENTOUT	-
-	29	J6	PB11	I/O	FT_fl	-	TIM2_CH4, I2C3_SDA, LPUART1_TX, QUADSPI_BK1_NCS, LCD_SEG11, COMP2_OUT, CM4_EVENTOUT	-
20	30	K5	VDD	S	-	-	-	-
21	31	K4	RF1	I/O	RF	(4)	-	-
22	32	K3	VSSRF	S	-	-	-	-
-	-	K2	VSSRF	S	-	-	-	-
1	-	J4	VSSRF	S	-	-	-	-
23	33	J3	VDDRF	S	-	ı	-	-
-	ı	K1	VSSRF	S	-	ı	-	-
24	34	J2	OSC_OUT	0	RF	(5)	-	-
25	35	J1	OSC_IN	ı	RF	(5)	-	-
26	36	НЗ	AT0	0	RF	(6)	-	-
27	37	H4	AT1	0	RF	(6)	-	-
28	38	H2	PB0	I/O	TT	(7)	COMP1_OUT, CM4_EVENTOUT, EXT_PA_TX	-
29	39	H1	PB1	I/O	TT	(7)	LPUART1_RTS_DE, LPTIM2_IN1, CM4_EVENTOUT	-
-	-	J5	VSS	S	-	-	-	-
-	-	G2	PE3	I/O	FT	-	CM4_EVENTOUT	-
30	40	G1	PE4	I/O	FT	-	CM4_EVENTOUT	-
31	41	F2	VFBSMPS	S	-	-	-	-
32	42	F1	VSSSMPS	S	-	-	-	-



Table 16. STM32WB55xx pin and ball definitions (continued)

	N 68 N 010 P 100 P						c pin and ban deminions (co	,
Pin	nur	nber			se.			
UFQFPN48	VFQFPN68	WLCSP100	Pin name (function after reset)	Pin type	I/O structures	Notes	Alternate functions	Additional functions
33	43	E1	VLXSMPS	S	1	ı	-	-
34	44	D1	VDDSMPS	S	ı	-	-	-
35	45	B1	VDD	S	-	-	-	-
-	46	G3	PB12	I/O	FT_I	ı	TIM1_BKIN, I2C3_SMBA, SPI2_NSS, LPUART1_RTS, TSC_G1_IO1, LCD_SEG12, SAI1_FS_A, CM4_EVENTOUT	-
-	47	C1	PB13	I/O	FT_fl	-	TIM1_CH1N, I2C3_SCL, SPI2_SCK, LPUART1_CTS, TSC_G1_IO2, LCD_SEG13, SAI1_SCK_A, CM4_EVENTOUT	-
-	48	E2	PB14	I/O	FT_fl	-	TIM1_CH2N, I2C3_SDA, SPI2_MISO, TSC_G1_IO3, LCD_SEG14, SAI1_MCLK_A, CM4_EVENTOUT	-
-	49	F3	PB15	I/O	FT_I	-	RTC_REFIN, TIM1_CH3N, SPI2_MOSI, TSC_G1_IO4, LCD_SEG15, SAI1_SD_A, CM4_EVENTOUT	-
-	50	D2	PC6	I/O	FT_I	-	TSC_G4_IO1, LCD_SEG24, CM4_EVENTOUT	-
-	- 1	E3	PC7	I/O	FT_I	i	TSC_G4_IO2, LCD_SEG25, CM4_EVENTOUT	-
-	ı	F4	PC8	I/O	FT_I	i	TSC_G4_IO3, LCD_SEG26, CM4_EVENTOUT	-
-	-	B4	PC9	I/O	FT_I	-	TIM1_BKIN, TSC_G4_IO4, USB_NOE, LCD_SEG27, SAI1_SCK_B, CM4_EVENTOUT	-
-	-	B2	VSS	S	-	-	-	-
36	51	B5	PA10	I/O	FT_fl	-	TIM1_CH3, SAI1_PDM_DI1, I2C1_SDA, USART1_RX, USB_CRS_SYNC, LCD_COM2, SAI1_SD_A, TIM17_BKIN, CM4_EVENTOUT	-
37	52	A1	PA11	I/O	FT_u	-	TIM1_CH4, TIM1_BKIN2, SPI1_MISO, USART1_CTS, USB_DM, CM4_EVENTOUT	-

Table 16. STM32WB55xx pin and ball definitions (continued)

Pin	nur	nber			res			
UFQFPN48	VFQFPN68	WLCSP100	Pin name (function after reset)	Pin type	I/O structures	Notes	Alternate functions	Additional functions
38	53	A2	PA12	1/0	FT_u	1	TIM1_ETR, SPI1_MOSI, LPUART1_RX, USART1_RTS_DE, USB_DP, CM4_EVENTOUT	-
39	54	A5	PA13 (JTMS_SWDIO)	I/O	FT_u	(8)	JTMS-SWDIO, IR_OUT, USB_NOE, SAI1_SD_B, CM4_EVENTOUT	-
40	55	В3	VDDUSB	S	-	-	-	-
41	56	A3	PA14 (JTCK_SWCLK)	I/O	FT_I	(8)	JTCK-SWCLK, LPTIM1_OUT, I2C1_SMBA, LCD_SEG5, SAI1_FS_B, CM4_EVENTOUT	-
42	57	A4	PA15 (JTDI)	I/O	FT_I	(8)	JTDI, TIM2_CH1, TIM2_ETR, SPI1_NSS, TSC_G3_IO1, LCD_SEG17, CM4_EVENTOUT	-
-	58	A6	PC10	I/O	FT_I	-	TRACED1, TSC_G3_IO2, LCD_COM4/LCD_SEG28/ LCD_SEG40, CM4_EVENTOUT	-
-	59	В6	PC11	I/O	FT_I	1	TSC_G3_IO3, LCD_COM5/LCD_SEG29/ LCD_SEG41, CM4_EVENTOUT	-
-	60	C5	PC12	I/O	FT_I	-	TRACED3, TSC_G3_IO4, LCD_COM6/LCD_SEG30/ LCD_SEG42, CM4_EVENTOUT	RTC_TAMP3/WKUP3
-	61	C4	PD0	I/O	FT	-	SPI2_NSS, CM4_EVENTOUT	-
_	62	C3	PD1	I/O	FT	-	SPI2_SCK, CM4_EVENTOUT	-
-	-	A7	PD2	I/O	FT_I	-	TRACED2, TSC_SYNC, LCD_COM7/LCD_SEG31/LCD _SEG43, CM4_EVENTOUT	-
-	-	C2	PD3	I/O	FT	-	SPI2_SCK, SPI2_MISO, QUADSPI_BK1_NCS, CM4_EVENTOUT	-
-	-	D3	PD4	I/O	FT	-	SPI2_MOSI, TSC_G5_IO1, QUADSPI_BK1_IO0, CM4_EVENTOUT	-



61/165

Table 16. STM32WB55xx pin and ball definitions (continued)

Pir	nur	nber					Thir and ban demicions (co	,
UFQFPN48	VFQFPN68	WLCSP100	Pin name (function after reset)	Pin type	I/O structures	Notes	Alternate functions	Additional functions
-	1	В7	PD5	I/O	FT	-	TSC_G5_IO2, QUADSPI_BK1_IO1, SAI1_MCLK_B, CM4_EVENTOUT	-
-	-	C6	PD6	I/O	FT	ı	SAI1_PDM_DI1, TSC_G5_IO3, QUADSPI_BK1_IO2, SAI1_SD_A, CM4_EVENTOUT	-
-	1	A8	PD7	I/O	FT_I	1	TSC_G5_IO4, QUADSPI_BK1_IO3, LCD_SEG39, CM4_EVENTOUT	-
-	-	D4	PD8	I/O	FT_I	-	TIM1_BKIN2, LCD_SEG28, CM4_EVENTOUT	-
-	-	D5	PD9	I/O	FT_I	-	TRACED0, LCD_SEG29, CM4_EVENTOUT	-
-	-	E4	PD10	I/O	FT_I	-	TRIG_INOUT, TSC_G6_IO1, LCD_SEG30, CM4_EVENTOUT	-
-	-	E5	PD11	I/O	FT_I	ī	TSC_G6_IO2, LCD_SEG31, LPTIM2_ETR, CM4_EVENTOUT	-
-	1	B8	PD12	I/O	FT_I	-	TSC_G6_IO3, LCD_SEG32, LPTIM2_IN1, CM4_EVENTOUT	-
43	63	A9	PB3 (JTDO)	I/O	FT_la	(8)	JTDO-TRACESWO, TIM2_CH2, SPI1_SCK, USART1_RTS_DE, LCD_SEG7, SAI1_SCK_B, CM4_EVENTOUT	COMP2_INM
44	64	C7	PB4 (NJTRST)	I/O	FT_fla	(8)	NJTRST, I2C3_SDA, SPI1_MISO, USART1_CTS, TSC_G2_IO1, LCD_SEG8, SAI1_MCLK_B, TIM17_BKIN, CM4_EVENTOUT	COMP2_INP
45	65	D6	PB5	I/O	FT_I	-	LPTIM1_IN1, I2C1_SMBA, SPI1_MOSI, USART1_CK, LPUART1_TX, TSC_G2_IO2, LCD_SEG9, COMP2_OUT, SAI1_SD_B, TIM16_BKIN, CM4_EVENTOUT	-

Table 16, STM32WB55xx pin and ball definitions (continued)

							t pin ana ban acimitiono (co	· /
Pin	nur	mber			es			
UFQFPN48	VFQFPN68	WLCSP100	Pin name (function after reset)	Pin type	I/O structures	Notes	Alternate functions	Additional functions
46	66	F5	PB6	I/O	FT_fla	-	LPTIM1_ETR, I2C1_SCL, USART1_TX, TSC_G2_IO3, LCD_SEG6, SAI1_FS_B, TIM16_CH1N, MCO, CM4_EVENTOUT	COMP2_INP
47	67	D7	PB7	I/O	FT_fla	ı	LPTIM1_IN2, TIM1_BKIN, I2C1_SDA, USART1_RX, TSC_G2_IO4, LCD_SEG21, TIM17_CH1N, CM4_EVENTOUT	COMP2_INM, PVD_IN
-	-	В9	VSS	S	-	-	-	-
48	68	A10	VDD	S	-	-	-	-
-	1	C8	PE0	I/O	FT_I	ı	TIM1_ETR, TSC_G7_IO3, LCD_SEG36, TIM16_CH1, CM4_EVENTOUT	-
-	-	B10	PE1	I/O	FT_I	-	TSC_G7_IO2, LCD_SEG37, TIM17_CH1, CM4_EVENTOUT	-

PC13, PC14 and PC15 are supplied through the power switch. As this switch only sinks a limited amount of current (3 mA), the use of the PC13, PC14 and PC15 GPlOs in output mode is limited:
- the speed should not exceed 2 MHz with a maximum load of 30 pF
- these GPlOs must not be used as current sources (e.g. to drive an LED).

- 3. On UFQFPN48 VDDA is connected to VREF+.
- 4. RF pin, use the nominal PCB layout.
- 5. 32 MHz oscillator pins, use the nominal PCB layout according to reference design (see AN5165).
- 6. Reserved for production, must be kept unconnected.
- 7. High frequency (above 100 KHz) may impact the RF performances.
- After reset, these pins are configured as JTAG/SW debug alternate functions, and the internal pull-up on PA15, PA13 and PB4 pins and the internal pull-down on PA14 pin are activated.



63/165

^{2.} After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers that are not reset by the system reset. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the reference manual RM0351, available on www.st.com.

							Ta	able 1	7. Alteri	nate fund	ctions						
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
P	ort	SYS_AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2/ SAI1/ TIM1	I2C1/ I2C3	SPI1/ SPI2	RF	USART1	LPUART1	TSC	USB/ QUADSPI	LCD	COMP1/ COMP2/ TIM1	SAI1	TIM2/ TIM16/ TIM17/ LPTIM2	EVENTOUT
	PA0	-	TIM2_ CH1	-	-	-	-	-	-	-	-	-	-	COMP1_ OUT	SAI1_ EXTCLK	TIM2_ ETR	CM4_ EVENTOUT
	PA1	-	TIM2_ CH2	-	-	I2C1_ SMBA	SPI1_ SCK	-	-		-	-	LCD_SEG0	-	-	-	CM4_ EVENTOUT
	PA2	LSCO	TIM2_ CH3	-	-	-	-	-	-	LPUART1 _TX	-	QUADSPI_ BK1_NCS	LCD_SEG1	COMP2_ OUT	-	-	CM4_ EVENTOUT
	PA3	-	TIM2_ CH4	-	SAI1_ PDM_CK1	=	-	-	-	LPUART1 _RX	-	QUADSPI_ CLK	LCD_SEG2	-	SAI1 _MCLK_A	-	CM4_ EVENTOUT
	PA4	-	-	-	-		SPI1_ NSS	-	-	-	-	-	LCD_SEG5	-	SAI1 _FS_B	LPTIM2_ OUT	CM4_ EVENTOUT
	PA5	-	TIM2_ CH1	TIM2_ ETR	-		SPI1_ SCK	-	-	-	-	-	-	-	SAI1 _SD_B	LPTIM2_ ETR	CM4_ EVENTOUT
	PA6	-	TIM1_ BKIN	-	-		SPI1_ MISO	-	-	LPUART1 _CTS	-	QUADSPI_ BK1_IO3	LCD_SEG3	TIM1_ BKIN	-	TIM16 _CH1	CM4_ EVENTOUT
<u>,</u>	PA7	-	TIM1_ CH1N	-	-	I2C3_ SCL	SPI1_ MOSI	-	-	-	-	QUADSPI_ BK1_IO2	LCD_SEG4	COMP2_ OUT	-	TIM17 _CH1	CM4_ EVENTOUT
	PA8	MCO	TIM1_ CH1	-	SAI1_ PDM_CK2	=	-	-	USART1_ CK	-	-		LCD_COM0	-	SAI1 _SCK_A	LPTIM2_ OUT	CM4_ EVENTOUT
	PA9	-	TIM1_ CH2	-	SAI1_ PDM_DI2	I2C1_ SCL	SPI2_ SCK	-	USART1_ TX	-	-		LCD_COM1	-	SAI1 _FS_A	-	CM4_ EVENTOUT
	PA10	-	TIM1_ CH3	-	SAI1_ PDM_DI1	I2C1_ SDA		-	USART1_ RX	-	-	USB_CRS _SYNC	LCD_COM2	-	SAI1 _SD_A	TIM17 _BKIN	CM4_ EVENTOUT
	PA11	-	TIM1_ CH4	TIM1_ BKIN2	-	-	SPI1_ MISO	-	USART1_ CTS	-	-	USB_DM	-	TIM1_ BKIN2	-	-	CM4_ EVENTOUT
	PA12	-	TIM1_ ETR	-	-	-	SPI1_ MOSI	-	USART1_ RTS_DE	LPUART1 _RX	-	USB_DP	-	-	-	-	CM4_ EVENTOUT
	PA13	JTMS- SWDIO	-	-	-	-	-	-	-	IR_OUT	-	USB_NOE	-	-	SAI1 _SD_B	-	CM4_ EVENTOUT
	PA14	JTCK- SWCLK	LPTIM1_ OUT	-	-	I2C1_ SMBA	-	-	-	-	-	-	LCD_SEG5	-	SAI1 _FS_B	-	CM4_ EVENTOUT
•	PA15	JTDI	TIM2_ CH1	TIM2_ ETR	-		SPI1_ NSS	-	-	-	TSC_G3 _IO1	-	LCD_SEG17	-	-	-	CM4_ EVENTOUT





Table 1	. Alt	ernate	functions	(continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
F	Port	SYS_AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2/ SAI1/ TIM1	I2C1/ I2C3	SPI1/ SPI2	RF	USART1	LPUART1	тѕс	USB/ QUADSPI	LCD	COMP1/ COMP2/ TIM1	SAI1	TIM2/ TIM16/ TIM17/ LPTIM2	EVENTOUT
	РВ0	-	-	-	-	-	-	EXT _PA _TX	-		-	-	-	COMP1_ OUT	-	-	CM4_ EVENTOUT
	PB1	-	-	-	-	-	-	-	-	LPUART1 _RTS_DE	-	-	-	-	-	LPTIM2_ IN1	CM4_ EVENTOUT
	PB2	RTC_ OUT	LPTIM1_ OUT	1	-	I2C3_ SMBA	SPI1_ NSS	ı	-	-	-	-	LCD_VLCD	-	SAI1_ EXTCLK	-	CM4_ EVENTOUT
	РВ3	JTDO- TRACE SWO	TIM2_ CH2	-	-	-	SPI1_ SCK	-	USART1_ RTS_DE	-	-	-	LCD_SEG7	-	SAI1_ SCK_B	-	CM4_ EVENTOUT
	PB4	NJTRST	-	-	-	I2C3_ SDA	SPI1_ MISO	-	USART1_ CTS	-	TSC_G2 _IO1	-	LCD_SEG8	-	SAI1_ MCLK_B	TIM17_ BKIN	CM4_ EVENTOUT
	PB5	-	LPTIM1_ IN1	-	-	I2C1_ SMBA	SPI1_ MOSI	-	USART1_ CK	LPUART1 _TX	TSC_G2 _IO2	-	LCD_SEG9	COMP2_ OUT	SAI1_ SD_B	TIM16_ BKIN	CM4_ EVENTOUT
	РВ6	MCO	LPTIM1_ ETR	-	-	I2C1_ SCL	-	-	USART1_ TX	-	TSC_G2 _IO3	-	LCD_SEG6	-	SAI1_ FS_B	TIM16_ CH1N	CM4_ EVENTOUT
В	PB7	-	LPTIM1_ IN2	-	TIM1_ BKIN	I2C1_ SDA	-	-	USART1_ RX	-	TSC_G2 _IO4	-	LCD_SEG21	-	-	TIM17_ CH1N	CM4_ EVENTOUT
	PB8	-	TIM1_ CH2N	1	SAI1_ PDM_CK1	I2C1_ SCL	-	ı	-	-	-	QUADSPI_ BK1_IO1	LCD_SEG16	-	SAI1_ MCLK_A	TIM16_ CH1	CM4_ EVENTOUT
	РВ9	-	TIM1_ CH3N	-	SAI1_ PDM_DI2	I2C1_ SDA	SPI2_ NSS	-	-	IR_OUT	TSC_G7 _IO4	QUADSPI_ BK1_IO0	LCD_COM3	-	SAI1_ FS_A	TIM17_ CH1	CM4_ EVENTOUT
	PB10	-	TIM2_ CH3	-	-	I2C3_ SCL	SPI2_SC K	-	-	LPUART1 _RX	TSC _SYNC	QUADSPI_ CLK	LCD_SEG10	COMP1_ OUT	SAI1_ SCK_A	-	CM4_ EVENTOUT
	PB11	-	TIM2_ CH4	-	-	I2C3_ SDA	-	-	-	LPUART1 _TX	-	QUADSPI_ BK1_NCS	LCD_SEG11	COMP2_ OUT	-	-	CM4_ EVENTOUT
	PB12	-	TIM1_ BKIN	-	TIM1_ BKIN	I2C3_ SMBA	SPI2_ NSS	-	-	LPUART1 _RTS	TSC_G1 _IO1	-	LCD_SEG12	-	SAI1_ FS_A	-	CM4_ EVENTOUT
	PB13	-	TIM1_ CH1N	-	-	I2C3_ SCL	SPI2_ SCK	-	-	LPUART1 _CTS	TSC_G1 _IO2	-	LCD_SEG13	-	SAI1_ SCK_A	-	CM4_ EVENTOUT
	PB14	-	TIM1_ CH2N	-	-	I2C3_ SDA	SPI2_ MISO	-	-	-	TSC_G1 _IO3	-	LCD_SEG14	-	SAI1_ MCLK_A	-	CM4_ EVENTOUT
	PB15	RTC_ REFIN	TIM1_ CH3N	-	-	-	SPI2_ MOSI	-	-	-	TSC_G1 _IO4	-	LCD_SEG15	-	SAI1_ SD_A	-	CM4_ EVENTOUT

65/165

DS11929 Rev 3

66/165

							Table 1	7. Alt	ernate fu	unctions	(contin	ued)					
		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2/ SAI1/ TIM1	I2C1/ I2C3	SPI1/ SPI2	RF	USART1	LPUART1	TSC	USB/ QUADSPI	LCD	COMP1/ COMP2/ TIM1	SAI1	TIM2/ TIM16/ TIM17/ LPTIM2	EVENTOUT
	PC0	-	LPTIM1_ IN1	-	-	I2C3 _SCL	-	-	-	LPUART1 _RX	-	-	LCD_SEG18	-	-	LPTIM2_ IN1	CM4_ EVENTOUT
	PC1	-	LPTIM1_ OUT	-	SPI2_ MOSI	I2C3 _SDA		-	-	LPUART1 _TX	-	-	LCD_SEG19	-	-	-	CM4_ EVENTOUT
	PC2	-	LPTIM1_ IN2	-	-	-	SPI2_ MISO	-	-	-	-	-	LCD_SEG20	-	-	-	CM4_ EVENTOUT
	PC3	-	LPTIM1_ ETR	-	SAI1_ PDM_DI1	-	SPI2_ MOSI	-	-	-	-	-	LCD_VLCD	-	SAI1 _SD_A	LPTIM2_ ETR	CM4_ EVENTOUT
	PC4	-	-	-	-	1	-	-	-	-	-	-	LCD_SEG22	-	-	-	CM4_ EVENTOUT
	PC5	-	-	-	SAI1_ PDM_DI3	-	-	-	-	-	-	-	LCD_SEG23	-	-	-	CM4_ EVENTOUT
	PC6	-	-	-	-	-	-	-	-	-	TSC_G4 _IO1	-	LCD_SEG24	-	-	-	CM4_ EVENTOUT
	PC7	-	-	-	-	-	-	-	-	-	TSC_G4 _IO2	-	LCD_SEG25	-	-	-	CM4_ EVENTOUT
С	PC8	-	-	-	-	-	-	-	-	-	TSC_G4 _IO3	-	LCD_SEG26	-	-	-	CM4_ EVENTOUT
	PC9	-	-	-	TIM1 _BKIN	-	-	-	-	-	TSC_G4 _IO4	USB_NOE	LCD_SEG27	-	SAI1 _SCK_B	-	CM4_ EVENTOUT
	PC10	TRACE D1	-	-	-	-	-	-	-	-	TSC_G3 _IO2	-	LCD_COM4 LCD_SEG28 LCD_SEG40	-	-	-	CM4_ EVENTOUT
	PC11	-	-	-	-	-	-	-	-	-	TSC_G3 _IO3	-	LCD_COM5 LCD_SEG29 LCD_SEG41	-	-	-	CM4_ EVENTOUT
	PC12	TRACE D3	-	-	-	-	-	-	-	-	TSC_G3 _IO4	-	LCD_COM6 LCD_SEG30 LCD_SEG42	-	-	-	CM4_ EVENTOUT
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PC14	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PC15	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT





Table 17. Alternate functions (continued)

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	, AF10	AF11	AF12	AF13	AF14	AF15
ı	Port	SYS_AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2/ SAI1/ TIM1	I2C1/ I2C3	SPI1/ SPI2	RF	USART1	LPUART1	TSC	USB/ QUADSPI	LCD	COMP1/ COMP2/ TIM1	SAI1	TIM2/ TIM16/ TIM17/ LPTIM2	EVENTOUT
	PD0	-	-	-	-	-	SPI2_ NSS	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PD1	-	-	ı	-	ı	SPI2_ SCK	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	PD2	TRACE D2	-	-	-	-	-	-	-	-	TSC_ SYNC	-	LCD_COM7 LCD_SEG31 LCD_SEG43	1	-	-	CM4_ EVENTOUT
	PD3	-	-	-	SPI2_SCK	=	SPI2_ MISO	-	-	-	-	QUADSPI_ BK1_NCS	-	-	-	-	CM4_ EVENTOUT
	PD4	-	-	-	-	-	SPI2_ MOSI	-	-	-	TSC_ G5_IO1	QUADSPI_ BK1_IO0	-	-	-	-	CM4_ EVENTOUT
	PD5	-	-	-	-	-	-	-	-	-	TSC_ G5_IO2	QUADSPI_ BK1_IO1	-	-	SAI1_ MCLK_B	-	CM4_ EVENTOUT
	PD6	-	-	-	SAI1_ PDM_DI1	-	-	-	-	-	TSC_ G5_IO3	QUADSPI_ BK1_IO2	-	-	SAI1_ SD_A	-	CM4_ EVENTOUT
D	PD7	-	-	-	-	-	-	-	-	-	TSC_ G5_IO4	QUADSPI_ BK1_IO3	LCD_SEG39	-	-	-	CM4_ EVENTOUT
	PD8	-	-	TIM1 _BKIN2	-	-	-	-	-	-	-	-	LCD_SEG28	-	-	-	CM4_ EVENTOUT
	PD9	TRACE D0	-	-	-	-	-	-	-	-	-	-	LCD_SEG29	-	-	-	CM4_ EVENTOUT
	PD10	TRIG _INOUT	-	-	-	-	-	-	-	-	TSC_ G6_IO1	-	LCD_SEG30	-	-	-	CM4_ EVENTOUT
	PD11	-	-	-	-	-	-	-	-	-	TSC_ G6_IO2	-	LCD_SEG31	-	-	LPTIM2_ ETR	CM4_ EVENTOUT
	PD12	-	-	-	-	-	-	-	-	-	TSC_ G6_IO3	-	LCD_SEG32	-	-	LPTIM2_ IN1	CM4_ EVENTOUT
	PD13	-	-	ı	-	ı	-	-	-	-	TSC_ G6_IO4	-	LCD_SEG33	-	-	LPTIM2_ OUT	CM4_ EVENTOUT
	PD14	-	TIM1_ CH1	-	-	-	-	-	-	-	-	-	LCD_SEG34	-	-	-	CM4_ EVENTOUT
	PD15	-	TIM1_ CH2	-	-	=	-	-	-	-	-	-	LCD_SEG35	-	-	-	CM4_ EVENTOUT

0
8
9
čή

Table 17. Alternate	functions	(continued)
---------------------	-----------	-------------

		AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	Port	SYS_AF	TIM1/ TIM2/ LPTIM1	TIM1/ TIM2	SPI2/ SAI1/ TIM1	I2C1/ I2C3	SPI1/ SPI2	RF	USART1	LPUART1	TSC	USB/ QUADSPI	LCD	COMP1/ COMP2/ TIM1	SAI1	TIM2/ TIM16/ TIM17/ LPTIM2	EVENTOUT
	PE0	-	TIM1_ ETR	-	-	-	1	-	-	-	TSC_ G7_IO3	-	LCD_SEG36	-	-	TIM16_ CH1	CM4_ EVENTOUT
	PE1	-	ı	-	-	ı	ı	-	-	-	TSC_ G7_IO2	-	LCD_SEG37	-	-	TIM17_ CH1	CM4_ EVENTOUT
E	PE2	TRACECK	1	ı	SAI1_ PDM_CK1	1	1	-	-	-	TSC_ G7_IO1	-	LCD_SEG38	-	SAI1_ MCLK_A	1	CM4_ EVENTOUT
	PE3	-	ı	-	-	ı	ı	-	-	-	ı	-	-	-	-	ı	CM4_ EVENTOUT
	PE4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	РН0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
н	PH1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT
	РН3	LSCO	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CM4_ EVENTOUT

STM32WB55xx Memory mapping

5 Memory mapping

The STM32WB55xx devices feature a single physical address space that can be accessed by the application processor and by the RF subsystem.

A part of the Flash memory and of the SRAM2a and SRAM2b memories are made secure, exclusively accessible by the CPU2, protected against execution, read and write from CPU1 and DMA.

In case of shared resources the SW should implement arbitration mechanism to avoid access conflicts. This happens for peripherals Reset and Clock Controller (RCC), Power Controller (PWC), EXTI and Flash interface, and can be implemented using the built-in semaphore block (HSEM).

By default the RF subsystem and CPU2 operate in secure mode. This implies that part of the Flash and of the SRAM2 memories can only be accessed by the RF subsystem and by the CPU2. In this case the Host processor (CPU1) has no access to these resources.

The detailed memory map and the peripheral mapping of the STM32WB55xx devices can be found in the reference manual RM0434.



DS11929 Rev 3 69/165

Electrical characteristics STM32WB55xx

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

TBD indicates a value to be defined.

6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = V_{DDA} = 3$ V. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 11*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 12*.



6.1.6 Power supply scheme




Figure 13. Power supply scheme

1. The value of L1 depends upon the frequency, as indicated in *Table 6*.

Electrical characteristics STM32WB55xx

Caution:

Each power supply pair (V_{DD} / V_{SS} , V_{DDA} / V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown in *Figure 13*. These capacitors must be placed as close as possible to (or below) the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

6.1.7 Current consumption measurement

IDDSMPS

VDDSMPS

IDDRF

VDDSB

VDDUSB

VDDUSB

VDDA

VDDA

MS45416V1

Figure 14. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 18*, *Table 19* and *Table 20* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 10. Voltage characteristics				
Symbol	Ratings	Min	Max	Unit
V _{DDX} - V _{SS}	External main supply voltage (including V _{DD} , V _{DDA} , V _{DDUSB} , V _{LCD} , V _{DDRF} , V _{DDSMPS} , V _{BAT})	-0.3	4.0	
V _{IN} ⁽²⁾	Input voltage on FT_xxx pins	V _{SS} -0.3	$\begin{array}{c} \text{min (V}_{\text{DD}}, \text{V}_{\text{DDA}}, \text{V}_{\text{DDUSB}}, \text{V}_{\text{LCD}}, \text{V}_{\text{DDRF}}, \\ \text{V}_{\text{DDSMPS}}) + 4.0^{(3)(4)} \end{array}$	٧
	Input voltage on TT_xx pins		4.0	-
	Input voltage on any other pin		4.0	

Table 18. Voltage characteristics⁽¹⁾

Table 18. Voltage	characteristics ⁽¹⁾	(continued)
-------------------	--------------------------------	-------------

Symbol	Ratings	Min	Max	Unit
ΔV _{DDx}	Variations between different V _{DDX} power pins of the same domain	-	50	mV
V _{SSx} -V _{SS}	Variations between all the different ground pins ⁽⁵⁾	-	50	1110

- All main power (V_{DD}, V_{DDRF}, V_{DDA}, V_{DDUSB}, V_{LCD}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- 2. VIN maximum must always be respected. Refer to Table 19 for the maximum allowed injected current values.
- 3. This formula has to be applied only on the power supplies related to the IO structure described in the pin definition table.
- 4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.
- 5. Include VREF- pin.

Table 19. Current characteristics

Symbol	Ratings	Max	Unit
ΣIV _{DD}	Total current into sum of all V _{DD} power lines (source) ⁽¹⁾	130	
∑IV _{SS}	Total current out of sum of all V _{SS} ground lines (sink) ⁽¹⁾	130	
IV _{DD(PIN)}	Maximum current into each V _{DD} power pin (source) ⁽¹⁾	100	
IV _{SS(PIN)}	Maximum current out of each V _{SS} ground pin (sink) ⁽¹⁾	100	
	Output current sunk by any I/O and control pin except FT_f	20	
I _{IO(PIN)}	Output current sunk by any FT_f pin	20	mA
	Output current sourced by any I/O and control pin	20	IIIA
71	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	100	
$\Sigma I_{IO(PIN)}$	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	100	
1 (3)	Injected current on FT_xxx, TT_xx, RST and B pins, except PB0 and PB1	-5 / +0 ⁽⁴⁾	
I _{INJ(PIN)} ⁽³⁾	Injected current on PB0 and PB1	-5/0	
Σ I _{INJ(PIN)}	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	25	

- All main power (V_{DD}, V_{DDRF}, V_{DDA}, V_{DDUSB}, V_{BAT}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supplies, in the permitted range.
- 2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count packages.
- Positive injection (when V_{IN} > V_{DD}) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer also to *Table 18: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ∑|I_{INJ(PIN)}| is the absolute sum of the negative injected currents (instantaneous values).

Table 20. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	130	C



DS11929 Rev 3 73/165

6.3 Operating conditions

6.3.1 Summary of main performance

Table 21. Main performance at V_{DD} = 3.3 V

Parameter			Test conditions	Тур	Unit
			VBAT (V _{BAT} = 1.8 V, V _{DD} = 0 V)	0.002	
			Shutdown (V _{DD} = 1.8 V)	0.013	
			Standby (V _{DD} = 1.8 V, 32 KB RAM retention)	0.320	
			Stop2	1.85	
I _{CORE}	Core current of	onsumption	Sleep (16 MHz)	740	
			LP run (2 MHz)	320	
			Run (64 MHz)	5000	
			Radio RX	TBD	
			Radio TX 0 dBm output power	TBD	μΑ
I _{PERI}			Advertising (Tx = 0 dBm; Period 1.28 s; 31 Bytes, 3 channels)	TBD	
	Peripheral current	BLE	Advertising Connected mode (Tx = 0 dBm, 6 Bytes; period 300 ms, 3 channels)	TBD	
	consumption	LP timers	-	TBD	
		I2C3	-	TBD	
		LPUART	-	TBD	
		RTC	-	0.450	

6.3.2 General operating conditions

Table 22. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency	-	0	64	
f _{PCLK1}	Internal APB1 clock frequency	-	0	64	MHz
f _{PCLK2}	Internal APB2 clock frequency	-	0	64	
V_{DD}	Standard operating voltage	-	1.71 ⁽¹⁾	3.6	
		ADC or COMP used	1.62		
V _{DDA}	Analog supply voltage	VREFBUF used	2.4	3.6	V
, DDA		ADC, COMP, VREFBUF not used	0		
V _{BAT}	Backup operating voltage	-	1.55	3.6	

Symbol	Parameter	Conditions	Min	Max	Unit
V_{FBSMPS}	SMPS Feedback voltage	-	1.4	3.6	
V _{DDRF}	Minimum RF voltage	-	1.71	3.6	
V	LICP aupply voltage	USB used	3.0	3.6	
V _{DDUSB}	USB supply voltage	USB not used	0	3.6	V
		TT_xx I/O	-0.3	V _{DD} + 0.3	
V _{IN}	I/O input voltage	All I/O except TT_xx	-0.3	$\begin{array}{c} \text{min (min (V_{DD}, V_{DDA}, \\ V_{DDUSB}, V_{LCD}) + 3.6 V,} \\ 5.5 \text{ V})^{(2)(3)} \end{array}$	
	Power dissipation at	UFQFPN48	-	392	
P_{D}	T _A = 85 °C for suffix 6 or	VFQFPN68	-	425	mW
	$T_A = 105 ^{\circ}\text{C}$ for suffix $7^{(4)}$	WLCSP100	-	454	
	Ambient temperature for the	Maximum power dissipation	-40	85	
TA	suffix 6 version	Low-power dissipation ⁽⁵⁾	-4 0	105	
17	Ambient temperature for the	Maximum power dissipation	-4 0	105	°C
	suffix 7 version	Low-power dissipation ⁽⁵⁾	-4 0	125	
TJ	Junction temperature range	Suffix 6 version	-4 0	105	
' J	ounction temperature range	Suffix 7 version	40	125	

Table 22. General operating conditions (continued)

6.3.3 RF BLE characteristics

RF characteristics are given at 1 Mbps, unless otherwise specified.

Table 23. RF transmitter BLE characteristics

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
F _{op}	Frequency operating range	-	2405	ı	2480	MU
F _{xtal}	Crystal frequency	-	-	32	-	MHz
ΔF	Delta frequency	-	-	250	-	KHz
Rgfsk	On Air data rate	-	ı	1	2	Mbps
PLLres	RF channel spacing	-		2	-	MHz



^{1.} When RESET is released functionality is guaranteed down to $\rm V_{\rm BOR0}$ Min.

This formula has to be applied only on the power supplies related to the IO structure described by the pin definition table. Maximum I/O input voltage is the smallest value between min (V_{DD}, V_{DDA}, V_{DDUSB}, V_{LCD}) + 3.6 V and 5.5V.

^{3.} For operation with voltage higher than min (V_{DD} , V_{DDA} , V_{DDUSB} , V_{LCD}) + 0.3 V, the internal pull-up and pull-down resistors must be disabled.

^{4.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_Jmax (see Section 7.4: Thermal characteristics).

In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_Jmax (see Section 7.4: Thermal characteristics).

Table 24. RF transmitter BLE characteristics (1 Mbps)⁽¹⁾

Symbol	Parameter		Test conditions	Min	Тур	Max	Unit
			SMPS Bypass (or ON (V _{FBSMPS} = 1.7 V) and V _{DD} > 1.95 V)	-	6.0	-	
P _{rf}	Maximum output power		SMPS Bypass (or ON $(V_{FBSMPS} = 1.4 \text{ V})$ and $V_{DD} > 1.71 \text{ V})$, Code 29	ı	3.7	-	dBm
	0 dBm output power		-	ı	0	-	
	Minimum output power		-	-	-20	-	
P _{band}	Output power variation over	er the band	Tx = 0 dBm - Typical	-0.5	-	0.4	dB
BW20dB	20 dB signal bandwidth		-	-	670	-	KHz
IBSE	In band spurious emission	2 MHz	Bluetooth® Low Energy:-20 dBm	-	-58	-	- dBm
IDSE		≥ 3 MHz	Bluetooth® Low Energy: -30 dBm	-	-61	-	
f _d	Frequency drift		Bluetooth® Low Energy: ±50 kHz	-	-12	-	KHz
maxdr	Maximum drift rate		Bluetooth [®] Low Energy: ±20 KHz / 50 µs	-	2	-	KHz/ 50 µs
fo	Frequency offset		Bluetooth [®] Low Energy: ±150 kHz	-	8	-	
Δf1	Frequency deviation average		Bluetooth [®] Low Energy: between 225 and 275 kHz	-	246	-	KHz
Δf2 99.9%	Frequency deviation		Bluetooth [®] Low Energy:> 185 kHz	-	203	-	
Δfa	Frequency deviation Δf2 (average) / Δf1 (average)		Bluetooth [®] Low Energy:> 0.80	-	0.90	_	-
OBSE ⁽²⁾	Out of band	< 1 GHz		1	-61	-	dBm
OBSE(2)	spurious emission ≥ 1 GHz		-	-	-46	-	UDIII

 [:]Measured in conducted mode, based on reference design (see AN5165), using output power specific external RF filter and impedance matching networks to interface with a 50 Ω antenna.

Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

Table 25. RF transmitter BLE characteristics (2 Mbps)⁽¹⁾

Symbol	Parameter		Test conditions	Min	Тур	Max	Unit
			SMPS Bypass (or ON $(V_{FBSMPS} = 1.7 \text{ V})$ and $V_{DD} > 1.95 \text{ V})$	-	6.0	-	
P _{rf}	Maximum output power		SMPS Bypass (or ON $(V_{FBSMPS} = 1.4 \text{ V})$ and $V_{DD} > 1.71 \text{ V})$, Code 29	-	3.7	-	dBm
	0 dBm output power		-	-	0	-	
	Minimum output power		-	-	-20	-	
P _{band}	Output power variation over	er the band	Tx = 0 dBm - Typical	-0.5	-	0.4	dB
BW20dB	20 dB signal bandwidth		-	-	670	-	KHz
		4 MHz	Bluetooth® Low Energy:-20 dBm	-	-62	-	dBm
IBSE	In band spurious emission	5 MHz	Bluetooth® Low Energy: -20 dBm	-	-63	-	
	≥ 6 MH		Bluetooth® Low Energy: -30 dBm		-64		
f _d	Frequency drift		Bluetooth® Low Energy: ±50 kHz	-	-12	-	KHz
maxdr	Maximum drift rate		Bluetooth [®] Low Energy: ±20 KHz / 50 µs	-	2	-	KHz/ 50 µs
fo	Frequency offset		Bluetooth® Low Energy: ±150 kHz	-	8	-	
Δf1	Frequency deviation avera	ge	Bluetooth [®] Low Energy: between 450 and 550 kHz	-	468	-	KHz
Δf2 99.9%	Frequency deviation		Bluetooth [®] Low Energy:> 370 kHz	-	438	-	
Δfa	Frequency deviation Δf2 (average) / Δf1 (average)		Bluetooth [®] Low Energy:> 0.80	_	0.97	-	-
OBSE ⁽²⁾	Out of band	< 1 GHz	-	-	-61	-	dBm
ORSE ₍₋₎	spurious emission ≥ 1 GHz		-	-	-46	-	abiii

 [:]Measured in conducted mode, based on reference design (see AN5165), using output power specific external RF filter and impedance matching networks to interface with a 50 Ω antenna.

^{2.} Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan).

Table 26. RF receiver BLE characteristics (1 Mbps)

Symbol	Parameter	Test conditions	Тур	Unit
Prx_max	Maximum input signal	PER <30.8% Bluetooth [®] Low Energy: min -10 dBm	6	
_ (1)	High sensitivity mode (SMPS Bypass)	PER <30.8%	-96	
Psens ⁽¹⁾	High sensitivity mode (SMPS ON)	Bluetooth [®] Low Energy: max -70 dBm	-96	dBm
Rssi _{maxrange}	RSSI maximum value	-	-7	
Rssi _{minrange}	RSSI minimum value	-	-94	
Rssi _{accu}	RSSI accuracy	-	2	
C/Ico	Co-channel rejection	Bluetooth [®] Low Energy: 21 dB	8	
		Adj ≥ 5 MHz Bluetooth [®] Low Energy: -27 dB	-55	
	Adjacent channel interference	Adj ≤ -5 MHz Bluetooth [®] Low Energy:-27 dB	-54	
		Adj = 4 MHz Bluetooth [®] Low Energy:-27 dB	-50	
		Adj = -4 MHz Bluetooth [®] Low Energy:-15 dB	-33	
C/I		Adj = 3 MHz Bluetooth [®] Low Energy:-27 dB	-47	dB
		Adj = 2 MHz Bluetooth [®] Low Energy:-17 dB	-37	
		Adj = -2 MHz Bluetooth [®] Low Energy:-15 dB	-34	
		Adj = 1 MHz Bluetooth [®] Low Energy: 15 dB	0	
		Adj = -1 MHz Bluetooth [®] Low Energy: 15 dB	-1	
C/Image	Image rejection (F _{image} = -3 MHz)	Bluetooth [®] Low Energy: -9 dB	-26	
		f2-f1 = 3 MHz Bluetooth [®] Low Energy: -50 dBm	-35	
P_IMD	Intermodulation	f2-f1 = 4 MHz Bluetooth [®] Low Energy: -50 dBm	-30	dBm
		f2-f1 = 5 MHz Bluetooth [®] Low Energy:-50 dBm	-35	

Table 26. RF receiver BLE characteristics (1 Mbps) (continued)

Symbol	Parameter	Test conditions	Тур	Unit
P_OBB	Out of band blocking	30 to 2000 MHz Bluetooth [®] Low Energy: -30 dBm	-3	
		2003 to 2399 MHz Bluetooth [®] Low Energy: -35 dBm	-3	-ID
		2484 to 2997 MHz Bluetooth [®] Low Energy: -35 dBm	-2	dBm
		3 to 12.75 GHz Bluetooth [®] Low Energy: -30 dBm	5	

^{1.} With ideal TX.

Table 27. RF receiver BLE characteristics (2 Mbps)

Symbol	Parameter	Test conditions	Тур	Unit
Prx_max	Maximum input signal	PER <30.8% Bluetooth [®] Low Energy: min -10 dBm	6	
_ (1)	High sensitivity mode (SMPS Bypass)	PER <30.8%	-92.5	
Psens ⁽¹⁾	High sensitivity mode (SMPS ON)	Bluetooth [®] Low Energy: max -70 dBm	-92.5	dBm
Rssi _{maxrange}	RSSI maximum value	-	-7	
Rssi _{minrange}	RSSI minimum value	-	-94	
Rssi _{accu}	RSSI accuracy	-	2	
C/Ico	Co-channel rejection	Bluetooth® Low Energy spec: 21 dB	10	
		Adj ≥ 8MHz Bluetooth [®] Low Energy: -27 dB	-54	
		Adj ≤ -8 MHz Bluetooth [®] Low Energy:-27 dB	-51	
		Adj = 6 MHz Bluetooth [®] Low Energy:-27 dB	-49	
C/I	Adjacent channel interference	Adj = -6 MHz Bluetooth [®] Low Energy:-15 dB	-46	dB
		Adj = 4 MHz Bluetooth [®] Low Energy:-17 dB	-40	
		Adj = 2 MHz Bluetooth [®] Low Energy:15 dB	-2	
		Adj = -2 MHz Bluetooth [®] Low Energy:15 dB	-4	
C/Image	Image rejection (F _{image} = -4 MHz)	Bluetooth® Low Energy: -9 dB	-24	



Table 27. RF receiver BLE characteristics (2 Mbps) (continued)

Symbol	Parameter	Test conditions	Тур	Unit
		f2-f1 = 6 MHz Bluetooth [®] Low Energy: -50 dBm	-27	
P_IMD	Intermodulation	f2-f1 = 8 MHz Bluetooth [®] Low Energy: -50 dBm	-29	
		f2-f1 = 10 MHz Bluetooth [®] Low Energy:-50 dBm	-27	
	Out of band blocking	30 to 2000 MHz Bluetooth [®] Low Energy: -30 dBm	-6	dBm
P OBB		2003 to 2399 MHz Bluetooth [®] Low Energy: -35 dBm	-6	
F_OBB		2484 to 2997 MHz Bluetooth [®] Low Energy: -35 dBm	-2	
		3 to 12.75 GHz Bluetooth [®] Low Energy: -30 dBm	4	

^{1.} With ideal TX.

Table 28. RF BLE power consumption for V_{DD} = 3.3 V

Symbol	Parameter	Тур	Unit
	TX maximum output power consumption (SMPS Bypass)	13.1	
Itxmax	TX maximum output power consumption (SMPS On, V _{FBSMPS} = 1.7 V)	8.1	
1	TX 0 dBm output power consumption (SMPS Bypass)		mA
Itx0dbm	TX 0 dBm output power consumption (SMPS On, V _{FBSMPS} = 1.4 V)	5.5	IIIA
	Rx consumption (SMPS Bypass)	7.0	
Irxlo	Rx consumption (SMPS On, V _{FBSMPS} = 1.4 V)	3.8	

6.3.4 RF 802.15.4 characteristics

Table 29. RF transmitter 802.15.4 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
F _{op}	Frequency operating range	-	2405	-	2480	
F _{xtal}	Crystal frequency	-	-	32	-	MHz
ΔF	Delta frequency	-	-	5	-	
Roqpsk	On Air data rate	-	-	250	-	Kbps
PLLres	RF channel spacing	-	-	5	-	MHz





Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Prf	Maximum output power ⁽¹⁾	SMPS Bypass (or ON (V _{FBSMPS} = 1.7 V) and V _{DD} > 1.95 V)	-	5.7	-	
	Maximum output power	SMPS Bypass (or ON (V _{FBSMPS} = 1.4 V) and - V _{DD} > 1.71 V), Code 29		3.7	-	dBm
	0 dBm output power	-	-	0	-	
	Minimum output power	-	-	-20	-	
Pband	Output power variation over the band	Tx = 0 dBm - Typical	-0.5	-	0.4	dB
EVMrms	EVM rms	Pmax	5	6	8	%
Txpd	Transmit power density	If - fcl > 3.5 MHz	-	-35	_	dB

Table 29. RF transmitter 802.15.4 characteristics (continued)

Symbol Parameter Conditions Тур Unit Prx_max Maximum input signal 6 Sensitivity (SMPS Bypass) PER < 1% -100 dBm Rsens Sensitivity (SMPS On) -98 35 C/adj Adjacent channel rejection _ dB Alternate channel rejection C/alt

Table 30. RF receiver 802.15.4 characteristics







DS11929 Rev 3 81/165

^{1.} Measured in conducted mode, based on reference design (see AN5165), using output power specific external RF filter and impedance matching networks to interface with a 50 Ω antenna.




Figure 16. Typical energy detection (T = 27° C, V_{DD} = 3.3 V)

Table 31. RF 802.15.4 power consumption for V_{DD} = 3.3 V

Symbol	Parameter	Тур	Unit
1	TX maximum output power consumption (SMPS Bypass)	TBD	
Itxmax	TX maximum output power consumption (SMPS On, V _{FBSMPS} = 1.7 V)	TBD	
	TX 0 dBm output power consumption (SMPS Bypass)		mA
Itx0dbm	TX 0 dBm output power consumption (SMPS On, V _{FBSMPS} = 1.4 V)	TBD	IIIA
ı	Rx consumption (SMPS Bypass)	TBD	
I _{rxlo}	Rx consumption (SMPS On)	TBD	

6.3.5 Operating conditions at power-up / power-down

The parameters given in *Table 32* are derived from tests performed under the ambient temperature condition summarized in *Table 22*.

Table 32. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
+	V _{DD} rise time rate		-	∞	
t _{VDD}	V _{DD} fall time rate	-	10	∞	
t _{VDDA}	V _{DDA} rise time rate		0	∞	
	V _{DDA} fall time rate	-	10	∞	μοΔ/
+	V _{DDUSB} rise time rate		0	∞	μs/V
^t VDDUSB	V _{DDUSB} fall time rate	-	10	∞	
+	V _{DDRF} rise time rate		-	8	
^t VDDRF	V _{DDRF} fall time rate	-	-	∞	

6.3.6 Embedded reset and power control block characteristics

The parameters given in *Table 33* are derived from tests performed under the ambient temperature conditions summarized in *Table 22: General operating conditions*.

Table 33. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
t _{RSTTEMPO} ⁽²⁾	Reset temporization after BOR0 is detected	V _{DD} rising	-	250	400	μs
V _{BOR0} (2)	Brown-out reset threshold 0	Rising edge	1.62	1.66	1.70	
VBOR0	V _{BOR0} · / Brown-out reset till eshold o		1.60	1.64	1.69	
V ·	Brown-out reset threshold 1	Rising edge	2.06	2.10	2.14	
V _{BOR1}	Brown-out reset timeshold 1	Falling edge	1.96	2.00	2.04	
V	Brown-out reset threshold 2	Rising edge	2.26	2.31	2.35	
V_{BOR2}	Brown-out reset timeshold 2	Falling edge	2.16	2.20	2.24	
V	V _{ROP3} Brown-out reset threshold 3		2.56	2.61	2.66	
V_{BOR3}	Brown-out reset timeshold 5	Falling edge	2.47	2.52	2.57	V
V ·	Brown-out reset threshold 4	Rising edge	2.85	2.90	2.95	V
V_{BOR4}	Brown-out reset timeshold 4	Falling edge	2.76	2.81	2.86	
V_{PVD0}	Programmable voltage detector threshold 0	Rising edge	2.10	2.15	2.19	
VPVD0	Trogrammable voltage detector imesmod o	Falling edge	2.00	2.05	2.10	
V	PVD threshold 1	Rising edge	2.26	2.31	2.36	
V _{PVD1}	T VD tilleshold T	Falling edge	2.15	2.20	2.25	
V	PVD threshold 2	Rising edge	2.41	2.46	2.51	
V_{PVD2}	T VD till Calloid 2	Falling edge	2.31	2.36	2.41	



Table 33. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V _{PVD3}	PVD threshold 3	Rising edge	2.56	2.61	2.66	
V PVD3	T VD theshold 3	Falling edge	2.47	2.52	2.57	
V	PVD threshold 4	Rising edge	2.69	2.74	2.79	
V_{PVD4}	FVD tilleshold 4	Falling edge	2.59	2.64	2.69	V
V	PVD threshold 5	Rising edge	2.85	2.91	2.96	V
V_{PVD5}	F VD tilleshold 5	Falling edge	2.75	2.81	2.86	
V	PVD threshold 6	Rising edge	2.92	2.98	3.04	
V _{PVD6}	FVD tilleshold o	Falling edge	2.84	2.90	2.96	
V	Lhustanasia valtana af DODUO	Hysteresis in continuous mode	-	20	-	
V _{hyst_} BORH0	Hysteresis voltage of BORH0	Hysteresis in other mode	-	30	-	mV
V _{hyst_BOR_PVD}	Hysteresis voltage of BORH (except BORH0) and PVD	-	-	100	-	
I _{DD} (BOR_PVD) ⁽²⁾	BOR ⁽³⁾ (except BOR0) and PVD consumption from V _{DD}	-	-	1.1	1.6	μΑ
V _{PVM1}	V _{DDUSB} peripheral voltage monitoring	-	1.18	1.22	1.26	
V	V _{DDA} peripheral voltage monitoring	Rising edge	1.61	1.65	1.69	V
V_{PVM3}	V _{DDA} periprieral voltage monitoring	Falling edge	1.6	1.64	1.68	
V _{hyst_PVM3}	PVM3 hysteresis	-	-	10	-	mV
V _{hyst_PVM4}	PVM4 hysteresis	-	-	10	-	IIIV
I _{DD} (PVM1) ⁽²⁾	PVM1 consumption from V _{DD}	-	-	0.2	-	
I _{DD} (PVM3) ⁽²⁾	PVM3 and PVM4 consumption from V _{DD}	-	-	2	-	μΑ

^{1.} Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

^{2.} Guaranteed by design.

^{3.} BOR0 is enabled in all modes (except shutdown) and its consumption is therefore included in the supply current characteristics tables.

75

74


6.3.7 Embedded voltage reference

The parameters given in *Table 34* are derived from tests performed under the ambient temperature and supply voltage conditions summarized in Table 22: General operating conditions.


Conditions Symbol Parameter Min Typ Max Unit -40 °C < T_A < +125 °C V V_{REFINT} Internal reference voltage 1.182 1.212 1.232 ADC sampling time when reading t_{S_vrefint} (1) 4(2) the internal reference voltage μs Start time of reference voltage 12⁽²⁾ 8 t_{start_vrefint} buffer when ADC is enable V_{REFINT} buffer consumption from 20⁽²⁾ I_{DD}(V_{REFINTBUE}) 12.5 μΑ V_{DD} when converted by ADC Internal reference voltage spread 5 $7.5^{(2)}$ ΔV_{REFINT} $V_{DD} = 3 V$ mV over the temperature range 50⁽²⁾ -40 °C < T_A < +125 °C 30 Temperature coefficient ppm/°C T_{Coeff} 1000⁽²⁾ 1000 hours, T = 25 °C 300 A_{Coeff} Long term stability ppm $1200^{(2)}$ ppm/V Voltage coefficient $3.0 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ 250 $V_{DDCoeff}$ 25 V_{REFINT DIV1} 1/4 reference voltage 24 % V_{REFINT DIV2} 1/2 reference voltage 49 50 51 V_{REFINT}

Table 34. Embedded internal voltage reference

3/4 reference voltage



V_{REFINT DIV3}



^{1.} The shortest sampling time can be determined in the application by multiple iterations.

6.3.8 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

Typical and maximum current consumption

The MCU is put under the following conditions:

- All I/O pins are in analog input mode
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted with the minimum wait states number, depending on the f_{HCLK} frequency (refer to the table "Number of wait states according to CPU clock (HCLK) frequency" available in the RM0434 reference manual).
- When the peripherals are enabled f_{PCLK} = f_{HCLK}
- For Flash memory and shared peripherals f_{PCLK} = f_{HCLK} = f_{HCLKS}

The parameters given in *Table 35* to *Table 46* are derived from tests performed under ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.



Table 35. Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF), V_{DD} = 3.3 V

		Conditions			Тур				Max ⁽¹⁾						
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
			Range 2	16 MHz	1.90	1.90	2.00	2.20	2.55	TBD	TBD	TBD	TBD	TBD	
		£ _£	Range 2	2 MHz	0.960	0.985	1.10	1.25	1.60	TBD	TBD	TBD	TBD	TBD	
		f _{HCLK} = f _{HSl16} up to 16 MHz included,	Range 1	64 MHz	8.15	8.25	8.40	8.60	9.00	TBD	TBD	TBD	TBD	TBD	
I (Pun)	Supply	rrent in f _{HSI16} + PLL ON		32 MHz	4.20	4.25	4.40	4.65	5.05	TBD	TBD	TBD	TBD	TBD	
I _{DD} (Run)	Run mode			16 MHz	2.25	2.30	2.40	2.65	3.00	TBD	TBD	TBD	TBD	TBD	
				64 MHz	5.00	5.00	5.10	5.20	5.35	TBD	TBD	TBD	TBD	TBD	m 1
		disabled	SMPS Range 1	32 MHz	3.15	3.15	3.25	3.35	3.50	TBD	TBD	TBD	TBD	TBD	mA
				16 MHz	2.30	2.30	2.35	2.45	2.60	TBD	TBD	TBD	TBD	TBD	
	Cummba			2 MHz	0.335	0.360	0.470	0.670	1.05	TBD	TBD	TBD	TBD	TBD	
I (LDDup)	Supply current in	f _{HCLK} = f _{MSI}		1 MHz	0.170	0.210	0.325	0.520	0.890	TBD	TBD	TBD	TBD	TBD	
I _{DD} (LPRun)	Low-power run mode	All peripherals disabled		400 kHz	0.0815	0.120	0.230	0.425	0.795	TBD	TBD	TBD	TBD	TBD	
	Turrinoue			100 kHz	0.0415	0.076	0.190	0.385	0.755	TBD	TBD	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 36. Current consumption in Run and Low-power run modes, code with data processing running from SRAM1, V_{DD} = 3.3 V

				unning ii			י טט								Т
		Conditi	ons		Тур				Max ⁽¹⁾						
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
			Dange 2	16 MHz	2.00	2.05	2.15	2.30	2.60	TBD	TBD	TBD	TBD	TBD	
		£ £	Range 2	2 MHz	0.970	1.00	1.10	1.25	1.50	TBD	TBD	TBD	TBD	TBD	
		f _{HCLK} = f _{HSl16} up to 16 MHz included,		64 MHz	8.80	8.90	9.00	9.20	9.55	TBD	TBD	TBD	TBD	TBD	
L (Dun)	Supply	pply $f_{HCLK} = f_{HSE} = 32 \text{ MHz}$ ent in $f_{HSI16} + PLL \text{ ON}$	Range 1	32 MHz	4.50	4.55	4.70	4.90	5.25	TBD	TBD	TBD	TBD	TBD	
I _{DD} (Run)	Run mode			16 MHz	2.40	2.40	2.55	2.70	3.00	TBD	TBD	TBD	TBD	TBD	
				64 MHz	5.25	5.30	5.35	5.45	5.60	TBD	TBD	TBD	TBD	TBD	m A
		disabled	SMPS Range 1	32 MHz	3.25	3.25	3.35	3.45	3.60	TBD	TBD	TBD	TBD	TBD	- mA
			1 10.1.90	16 MHz	2.35	2.35	2.40	2.45	2.60	TBD	TBD	TBD	TBD	TBD	
	Cummb.			2 MHz	0.265	0.285	0.385	0.550	0.865	TBD	TBD	TBD	TBD	TBD	
I (LDDup)	Supply current in	f _{HCLK} = f _{MSI}		1 MHz	0.135	0.170	0.270	0.430	0.745	TBD	TBD	TBD	TBD	TBD	
I _{DD} (LPRun)	Low-power	All peripherals disabled		400 kHz	0.066	0.097	0.195	0.360	0.675	TBD	TBD	TBD	TBD	TBD	
	run mode			100 kHz	0.031	0.0625	0.160	0.325	0.640	TBD	TBD	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 37. Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF), V_{DD}= 3.3 V

			Cond	itions	TYP		TYP							
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit						
			Z	Reduced code ⁽¹⁾	1.90		119							
			Range 2 f _{HCLK} = 16 MHz	Coremark	1.85		116							
		MHz	ange = 16	Dhrystone 2.1	1.85	mA	116	μΑ/MHz						
		32	ŽCLK RR	Fibonacci	1.75		109							
		роле	<u>"</u>	While ⁽¹⁾	1.60		100							
		N a	Z	Reduced code ⁽¹⁾	8.15		127							
		TI C	⁻ ₹	Coremark	8.00		125							
		+ P	Range 1 f _{HCLK} = 64 MHz	Dhrystone 2.1	8.10	mA	127	μΑ/MHz						
I _{DD} (Run)		$f_{\rm HCLK}$ = $f_{\rm HSI16}$ up to 16 MHz included, $f_{\rm HSI16}$ + PLL ON above 32 MHz All peripherals disable	R AJO	Fibonacci	7.60		119							
	Supply current in		Ē	While ⁽¹⁾	6.85		107							
	Run mode		APS On MHz	Reduced code ⁽¹⁾	5.00		78							
				Coremark	4.95		77							
		₩ F	, S = 64	Dhrystone 2.1	4.95	mA	77	μΑ/MHz						
		0 16	Range 1, SMPS On fucl K = 64 MHz, RF Tx level = 0 dBm	ige ,	jge jčĽK	ge ,	jge jčĽK	Jge ,	Jge ,	Fibonacci	4.75		74	
		up t		While ⁽¹⁾	4.40		69							
		4SI16		Reduced code ⁽¹⁾	TBD		TBD							
			APS MH;	Coremark	TBD		TBD							
		HOLK	, SN = 64 vel=	Dhrystone 2.1	TBD	mA	TBD	μΑ/MHz						
		-	ge ,	Fibonacci	TBD		TBD							
			Rar fr RF	While ⁽¹⁾	TBD		TBD							
				Reduced code ⁽¹⁾	320		160							
		_		Coremark	350		175							
I _{DD} (LPRun)	Supply current in Low-power run	f _{HCLK} = f _{MSI} All peripheral		Dhrystone 2.1	350	μΑ	175	⊣ '						
		[Fibonacci	390		195							
				While ⁽¹⁾	225		113							

^{1.} Reduced code used for characterization results provided in Table 35 and Table 36.

Table 38. Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1, V_{DD} = 3.3 V

			Cond	itions	TYP		TYP	
Symbol	Parameter	-	Voltage scaling	Code	25 °C	Unit	25 °C	Unit
			Z	Reduced code ⁽¹⁾	2.00		125	
			2 MH	Coremark	1.75		109	
		MHz	Range 2 f _{HCLK} = 16 MHz	Dhrystone 2.1	1.95	mA	122	μΑ/MHz
		32	R A	Fibonacci	1.85		116	
		bove	Ť	While ⁽¹⁾	1.85		116	
		N al	Z	Reduced code ⁽¹⁾	8.80		138	
		T C	⁻ ≥ ±	Coremark	7.50		117	
		+ <u>P</u>	Range 1 Í _{HCLK} = 64 MHz	Dhrystone 2.1	8.60	mA	134	μΑ/MHz
		ısı 16 Iisab	R CLK	Fibonacci	7.90		123	
(D)	Supply current in	id, f _r als d	ΨŦ	While ⁽¹⁾	8.00		125	
I _{DD} (Run)	Run mode	slude	On	Reduced code ⁽¹⁾	5.25		82	
		z inc perij	Range 1, SMPS On f _{HCLK} = 64 MHz	Coremark	4.65		73	
		₽₩	, SN = 64	Dhrystone 2.1	5.15	mA	80	μΑ/MHz
		0 16	ige 1	Fibonacci	4.85		76	
		up t	Rar f _H	While ⁽¹⁾	4.90		77	
		ISI16	On 2, Bm	Reduced code ⁽¹⁾	TBD		TBD	
		ا لي ا	MH; 0 d	Coremark	TBD		TBD	
		f _{HCLK} = f _{HSI16} up to 16 MHz included, f _{HSI16} + PLL ON above 32 MHz All peripherals disable	Range 1, SMPS On f _{HCLK} = 64 MHz, RF Tx level = 0 dBm	Dhrystone 2.1	TBD	mA	TBD	μΑ/MHz
		Ţ	ge 1	Fibonacci	TBD		TBD	
			Ran f _T	While ⁽¹⁾	TBD		TBD	
			1	Reduced code ⁽¹⁾	255		128	
				Coremark	205		103	
I _{DD} (LPRun)	Supply current in Low-power run	f _{HCLK} = f _{MSI} All peripheral	= 2 MHz s disable	Dhrystone 2.1	250	μΑ	125	μΑ/MHz
	Lew power run	, poripriorai	o diodolo	Fibonacci	230		115	
				While ⁽¹⁾	220		110	

^{1.} Reduced code used for characterization results provided in *Table 35* and *Table 36*.



Table 39. Current consumption in Sleep and Low-power sleep modes, Flash memory ON

1	1	ole 55. Gallette			- p	_ · · · · ·					······				
		Con	ditions				TYP					MAX ⁽	1)		
Symbol	Parameter	-	Voltage scaling	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	Unit
		f _{HCLK} = f _{HSI16} up	Range 2	16 MHz	0.740	0.765	0.865	1.05	1.40	TBD	TBD	TBD	TBD	TBD	
		to 16 MHz included,		64 MHz	2.65	2.70	2.80	3.00	3.40	TBD	TBD	TBD	TBD	TBD	
	Supply	f _{HCLK} = f _{HSE} up	Range 1	32 MHz	1.40	1.45	1.60	1.80	2.20	TBD	TBD	TBD	TBD	TBD	
I _{DD} (Sleep)	current in	to 32 MHz f _{HSI16} + PLL ON		16 MHz	0.845	0.875	0.990	1.20	1.55	TBD	TBD	TBD	TBD	TBD	mA
	sleep mode,	above 32 MHz		64 MHz	2.60	2.60	2.65	2.75	2.90	TBD	TBD	TBD	TBD	TBD	
		All peripherals	SMPS Range 1	32 MHz	1.90	1.95	2.00	2.10	2.25	TBD	TBD	TBD	TBD	TBD	
		disabled	i i i i i i i i i i i i i i i i i i i	16 MHz	1.70	1.70	1.75	1.80	1.95	TBD	TBD	TBD	TBD	TBD	
	Cupply			2 MHz	90	125	235	430	805	TBD	TBD	TBD	TBD	TBD	
I (I DCloop)	Supply current in	f _{HCLK} = f _{MSI}		1 MHz	58	93	205	400	775	TBD	TBD	TBD	TBD	TBD	
I _{DD} (LPSleep)	low-power	All peripherals disa	abled	400 kHz	44	72.5	185	380	755	TBD	TBD	TBD	TBD	TBD	μA
	sleep mode			100 kHz	31.5	63.5	175	370	745	TBD	TBD	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results, unless otherwise specified.

Table 40. Current consumption in Low-power sleep modes. Flash memory in Power down

	Table	40. Guitent cons	amption i		, , , , , , , , , , , , , , , , , , , 	neep iii	oucs, i i	uon me		1 0 11 0 1	401111			
Symbol	Parameter	Condition	s			TYP					MAX ⁽¹)		Unit
Symbol	Farameter	-	f _{HCLK}	25 °C	55 °C	85 °C	105 °C	125 °C	25 °C	55 °C	85 °C	105 °C	125 °C	
	Supply	f _{HCLK} = f _{MSI}	2 MHz	94.0	115	200	335	575	TBD	TBD	TBD	TBD	TBD	
I _{DD} (LPSleep)	current in	TICEN WISI	1 MHz	56.5	86.0	170	305	550	TBD	TBD	TBD	TBD	TBD	μA
IDD(LI Sieeb)	low-power	All peripherals	400 kHz	40.5	66.5	150	285	530	TBD	TBD	TBD	TBD	TBD	μΛ
	sleep mode	disabled	100 kHz	27.5	57.5	140	275	520	TBD	TBD	TBD	TBD	TBD	

^{1.} Guaranteed by characterization results, unless otherwise specified.

				Tabl	e 41. C	Curren	t cons	umpti	on in S	top 2 m	ode							
Cumbal	Dovometer	Conditions	6				TYI	•						MAX	(1)			Unit
Symbol	Parameter	-	V _{DD}	0°C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	Unit
			1.8 V	1.60	2.45	3.80	6.60	22.5	51.0	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		BLE enabled	2.4 V	1.75	2.50	3.85	6.70	22.5	52.0	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		LCD disabled	3.0 V	1.70	2.55	3.95	6.80	23.0	52.5	115	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			3.6 V	1.85	2.65	4.10	7.00	23.5	54.0	115	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	Supply current		1.8 V	1.00	1.85	3.15	5.95	21.5	50.0	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD]
I _{DD}	in Stop 2	LCD disabled	2.4 V	1.10	1.85	3.20	6.00	22.0	51.0	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD]
(Stop 2)	mode, RTC disabled	BLE disabled	3.0 V	1.10	1.85	3.25	6.10	22.0	52.0	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD]
	L		3.6 V	1.15	1.95	3.35	6.25	23.0	53.0	115	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		LCD enabled ⁽²⁾	1.8 V	1.20	2.00	3.35	6.10	22.0	50.5	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	↓
		and clocked	2.4 V	1.20	2.00	3.40	6.20	22.0	51.0	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD]
		by LSI BLE disabled	3.0 V	1.25	2.10	3.45	6.30	22.5	52.0	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	↓
		DLL disabled	3.6 V	1.30	2.15	3.60	6.55	23.0	53.5	115	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μA
		RTC clocked	1.8 V		2.10	3.45	6.25	22.0	50.5	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		by LSI,	2.4 V	1.45	2.25	3.55	6.40	22.5	51.5	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	↓
		LCD disabled	3.0 V	1.50	2.30	3.70	6.55	22.5	52.5	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			3.6 V	1.75	2.50	3.95	6.85	23.5	53.5	115	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
I _{DD}	Supply current	RTC clocked	1.8 V	1.35	2.20	3.55	6.30	22.0	50.5	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
(Stop 2	op 2 in Stop 2 mode, RTC enabled, BLE disabled	by LSI,	2.4 V	1.50	2.35	3.65	6.50	22.5	51.5	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
RTC)		LCD enabled ⁽²⁾	3.0 V	1.70	2.45	3.85	6.65	23.0	52.5	110	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
1(10)			3.6 V	1.80	2.60	4.05	6.95	23.5	54.0	115	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		RTC clocked by	1.8 V		2.20	3.50	6.25	22.0	50.5	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	↓
		LSE quartz ⁽³⁾	2.4 V		2.25	3.65	6.40	22.5	51.5	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	↓
		in low drive mode	3.0 V	1.55	2.45	3.80	6.65	23.0	52.5	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		illoue	3.6 V	1.70	2.55	4.05	6.95	23.5	54.0	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	





Symbol	Parameter	Conditions	•				TYF							MAX	(1)			Unit
Syllibol	Parameter	-	V _{DD}	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	Onit
		Wakeup clock is HSI16, voltage Range 2. See ⁽⁴⁾ .		-	TBD	-	-	1	1	-	-	-	-	-	-	-	-	
	Stop 2 mode	Wakeup clock is MSI = 32 MHz, voltage Range 1. See ⁽⁴⁾ .		-	TBD	-	1	-	-	-	-	1	-	-	-	-	-	
I _{DD} (wakeup from Stop 2)		Wakeup clock is MSI = 4 MHz, voltage Range 2. See ⁽⁴⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	μA

Table 41. Current consumption in Stop 2 mode (continued)

DS11929 Rev 3

Range 1. See⁽⁴⁾. 1. Guaranteed based on test during characterization, unless otherwise specified.

Wakeup clock is

Wakeup clock is

MSI = 32 MHz,

voltage

Supply current

Stop 2 mode

SMPS mode

during wakeup from HSI16, voltage Range 1. See⁽⁴⁾.

3.0 V

- 2. LCD enabled with external voltage source. Consumption from VLCD excluded. Refer to LCD controller characteristics for I_{VLCD}
- 3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

TBD

TBD

4. Wakeup with code execution from Flash memory. Average value given for a typical wakeup time as specified in Table 49: Low-power mode wakeup timings.

DS11929 Rev 3

Table 42.	Current	consumption	in	Stop	1	mode
-----------	---------	-------------	----	------	---	------

Compleal	Downston	Conditions					TYF	•						MAX	(1)			Unit
Symbol	Parameter	-	V_{DD}	0°C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	Unit
			1.8 V	5.55	9.85	16.0	29.0	97.0	215	435	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		BLE enabled	2.4 V	5.80	9.90	16.5	29.0	97.5	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		LCD disabled	3.0 V	5.90	9.90	16.5	29.0	98.0	215	445	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			3.6 V	6.00	10.0	16.5	29.5	99.0	220	450	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	Supply		1.8 V	5.05	9.20	15.5	28.0	96.0	210	435	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
I_{DD}	current in Stop 1 mode,	BLE disabled	2.4 V	5.10	9.25	15.5	28.5	96.5	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
(Stop 1)	RTC	LCD disabled	3.0 V	5.15	9.30	15.5	28.5	97.0	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	disabled		3.6 V	5.25	9.45	16.0	29.0	97.5	215	445	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		0.5	1.8 V	5.05	9.30	15.5	28.5	96.0	210	435	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		BLE disabled LCD enabled ⁽²⁾ ,	2.4 V	5.10	9.35	16.0	28.5	96.5	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		clocked by LSI	3.0 V	5.20	9.65	16.0	28.5	97.0	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		,	3.6 V	5.55	9.85	16.0	29.0	98.5	215	445	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μA
			1.8 V	5.30	9.35	16.0	28.5	96.5	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μΛ
		RTC clocked by LSI	2.4 V	5.40	9.45	16.0	28.5	97.0	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		LCD disabled	3.0 V	5.70	9.55	16.5	29.0	98.5	220	445	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	Cumply		3.6 V	5.85	10.0	16.5	29.5	96.5	215	435	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
I _{DD}	Supply current in		1.8 V	5.25	9.60	16.0	28.5	96.5	215	435	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
(Stop 1	Stop 1 mode,	RTC clocked by LSI	2.4 V	5.30	9.80	16.0	29.0	97.0	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
with	vith RTC L TC) enabled, BLE disabled F	LCD enabled ⁽²⁾	3.0 V	5.85	9.75	16.5	29.0	97.5	215	440	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
RTC)			3.6 V	5.90	10.5	16.5	29.0	98.5	220	445	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			1.8 V	5.35	9.55	16.0	28.5	96.5	215	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		RTC clocked by LSE quartz ⁽³⁾ in	2.4 V	5.40	9.70	16.0	29.0	96.5	215	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		Low drive mode	3.0 V	5.75	9.70	16.0	29.0	97.5	215	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			3.6 V	5.90	10.0	16.5	29.5	99.0	220	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	





Table 42. Current consumption in Stop 1 mode (continued)

1	Cumbal	Davamatav	Conditions					TYF	•						MAX	(1)			11-:4
-1	Symbol	Parameter	-	V_{DD}	0°C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	Unit
		Supply	Wakeup clock HSI16, voltage Range 2. See ⁽⁴⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	
		current during wakeup from Stop 1	Wakeup clock MSI = 32 MHz, voltage Range 1. See ⁽⁴⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	
	I _{DD} (wakeup from Stop1)	bypass mode	Wakeup clock MSI = 4 MHz, voltage Range 2. See ⁽⁴⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	mA
DS11929 Rev		Supply current during	Wakeup clock HSI16, voltage Range 2. See ⁽⁴⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	
Rev 3		wakeup from Stop 1 SMPS mode	Wakeup clock MSI = 32 MHz, voltage Range 1. See ⁽⁴⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	

- 1. Guaranteed based on test during characterization, unless otherwise specified.
- 2. LCD enabled with external voltage source. Consumption from VLCD excluded. Refer to LCD controller characteristics for I_{VLCD}
- 3. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 4. Wakeup with code execution from Flash. Average value given for a typical wakeup time as specified in Table 49: Low-power mode wakeup timings.

S	
_	
-	
9	
120	
w o	
ᄁ	
Œ	
<	

		Conditions	i				TYF							MAX	(1)			
Symbol	Parameter	-	V _{DD}	0 °C	25 °C	40 °C		85 °C	105 °C	125 °C	0 °C	25 °C	40 °C			105 °C	125 °C	Unit
	Supply current		1.8 V	95.5	100	110	120	195	315	550	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	in Stop 0 mode, RTC disabled,		2.4 V	97.5	105	110	125	195	315	555	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μA
	BLE disabled,		3.0 V	98.5	105	110	125	195	320	560	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	LCD disabled		3.6 V	100	105	115	125	200	320	560	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
I _{DD} (Stop 0)		Wakeup clock HSI16, voltage Range 2. See ⁽²⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	
	Supply current during wakeup from Stop 0 Bypass mode	Wakeup clock is MSI = 32 MHz, voltage Range 1. See ⁽²⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	mA
		Wakeup clock is MSI = 4 MHz, voltage Range 2. See ⁽²⁾ .	3.0 V	-	TBD	-	-	1	-	-	-	-	-	-	-	-	-	

^{1.} Guaranteed by characterization results, unless otherwise specified.

^{2.} Wakeup with code execution from Flash memory. Average value given for a typical wakeup time as specified in *Table 49: Low-power mode wakeup timings*.



Table 44. Current consumption in Standby mode

	Cumbal	Parameter	Conditions	5				TYP							MAX ⁽	1)			Unit
	Symbol	Parameter	-	V _{DD}	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	Unit
				1.8 V	0.850	0.925	1.150	1.55	4.00	9.00	19.50	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			BLE enabled No independent	2.4 V	0.910	0.985	1.200	1.65	4.10	9.60	21.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			watchdog	3.0 V	0.940	1.050	1.250	1.75	4.60	10.50	23.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		Supply current		3.6 V	1.050	1.150	1.400	1.90	5.10	11.50	25.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		in Standby	B. E. II. I	1.8 V	0.270	0.320	0.515	0.920	3.45	8.20	18.5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	I _{DD}	mode (backup registers and	BLE disabled No independent	2.4 V	0.270		0.540	0.955	3.50	8.80	20.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	(Standby)	SRAM2a	watchdog	3.0 V	0.270	0.370	0.575	1.00	3.85	9.50	22.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		retained), RTC disabled		3.6 V	0.300	0.410	0.645	1.15	4.20	10.50	24.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		KTC disabled	BLE disabled	1.8 V	0.265		0.710	1.10	3.90	8.40	18.5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			With	2.4 V	0.280	0.595	0.790	1.20	4.00	9.05	20.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
3			independent watchdog	3.0 V	0.290		0.855	1.35	4.15	9.80	22.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			Waterladg	3.6 V	0.295		0.990	1.50	4.60	11.00	24.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μA
			RTC clocked by	1.8 V	0.500	0.600	0.780	1.20	3.70	8.45	18.5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	_ '
			LSI, no	2.4 V	0.630	0.705	0.910	1.30	3.80	9.10	20.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			independent watchdog	3.0 V	0.725	0.825	1.050	1.50	3.95	9.90	22.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		Supply current in Standby	Waterland	3.6 V	0.860	0.970	1.200	1.70	4.25	11.00	24.5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		mode (backup	RTC clocked by	1.8 V	0.565	0.655	0.830	1.25	3.75	8.55	19.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	I _{DD} (Standby	registers and	LSI, with	2.4 V	0.635	0.790	0.975	1.40	4.10	9.20	20.5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	with RTĆ)	SRAM2a retained).	independent watchdog	3.0 V	0.725	0.915	1.100	1.55	4.50	10.00	22.5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		RTC enabled	Waterland	3.6 V	0.870	1.050	1.300	1.80	4.90	11.00	24.5	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		BLE disabled	DTC algebrad by	1.8 V	0.525	0.625	0.840	1.25	3.75	8.60	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			RTC clocked by LSE quartz (2) in	2.4 V	0.665		0.960	1.35	4.05	9.25	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			low drive mode	3.0 V	0.775		1.100	1.55	4.40	10.00	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
				3.6 V	0.935	1.050	1.300	1.80	5.00	11.00	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	

Symbol	Parameter	Conditions	s				TYP							MAX ⁽	1)			Unit
Symbol	Farameter	-	V_{DD}	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	
	Supply current to be		1.8 V	0.160	0.210	0.380	0.660	2.30	5.15	10.9	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
I _{DD}	subtracted in	_	2.4 V	0.165	0.245	0.375	0.650	2.15	5.20	11.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	uА
(SRAM2a) Standby mode when SRAM2a is	-	3.0 V	0.155	0.250	0.385	0.630	2.25	5.20	11.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μΑ	
	not retained		3.6 V	0.155	0.235	0.375	0.670	2.20	5.20	11.0	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
I _{DD} (wakeup	Supply current during	Wakeup clock is HSI16. See ⁽⁴⁾ . SMPS ON	3.0 V	-	TBD	-	-	1	-	-	-	-	-	-	-	-	-	m ^
from Standby)	wakeup from Standby mode	Wakeup clock is HSI16. See ⁽⁴⁾ . SMPS OFF	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	- mA

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 3. The supply current in Standby with SRAM2a mode is: $I_{DD}(Standby) + I_{DD}(SRAM2a)$. The supply current in Standby with RTC with SRAM2a mode is: $I_{DD}(Standby + RTC) + I_{DD}(SRAM2a)$.
- 4. Wakeup with code execution from Flash memory. Average value given for a typical wakeup time as specified in *Table 49: Low-power mode wakeup timings*.



	Symbol	Parameter	Condition	าร				TYP	ı						MAX ⁽	(1)			Unit
	Syllibol	Faranielei	-	V_{DD}	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	
		Supply current		1.8 V	0.039	0.013	0.030	0.100	0.635	1.950	5.45	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	I _{DD}	in Shutdown mode (backup		2.4 V	0.059	0.014	0.055	0.120	0.785	2.350	6.50	TBD	TBD	TBD	TBD	TBD	TBD	0.059	
(Shutdown)	registers retained) RTC	-	3.0 V	0.064	0.037	0.070	0.180	1.000	2.900	8.00	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		disabled		3.6 V	0.071	0.093	0.140	0.280	1.300	3.700	9.75	TBD	TBD	TBD	TBD	TBD	TBD	TBD	uА
		Supply current	RTC clocked	1.8 V	0.320	0.315	0.355	0.420	0.985	2.300	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μΑ
	I _{DD} (Shutdown		by LSE quartz ⁽²⁾ in	2.4 V	0.425	0.405	0.460	0.540	1.200	2.800	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	with RTC)	registers retained) RTC	low drive	3.0 V	0.535	0.535	0.595	0.700	1.500	3.450	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		enabled	mode	3.6 V	0.695	0.720	0.790	0.940	2.000	4.350	-	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	I _{DD} (wakeup from Shutdown)	Supply current during wakeup from Shutdown mode	Wakeup clock MSI = 4 MHz. See ⁽³⁾ .	3.0 V	-	TBD	-	-	-	-	-	-	-	-	-	-	-	-	mA

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 3. Wakeup with code execution from Flash memory. Average value given for a typical wakeup time as specified in *Table 49: Low-power mode wakeup timings*.

DS11929 Rev 3

Table 46. Current consumption in VBAT mode

Symbol	Parameter	Condition	ıs	ТҮР										MAX	(1)			Unit							
Syllibol	raiametei	-	V _{BAT}	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C								
			1.8 V	1.00	2.00	4.00	10.0	52.0	145	370	-	-	-	-	-	-	-								
		RTC disabled	2.4 V	1.00	2.00	5.00	12.0	60.0	165	425	-	-	-	-	-	-	-								
Rackup	Backup	RTC disabled	3.0 V	2.00	4.00	7.00	16.0	75.0	225	725	-	-	-	-	-	-	-								
I (\/DAT)	domain		3.6 V	7.00	15.0	23.0	42.0	170	450	1150	-	-	-	-	-	-	-	nA							
I _{DD} (VBAT)	supply	pply	1.8 V	295	305	315	325	380	480	720	-	-	-	-	-	-	-	IIA							
	current	current	current	current	Currerit	Cullell	Currerit	Current	urrent RTC enabled and clocked	2.4 V	385	395	400	415	475	595	870	-	-	-	-	-	-	-	
		by LSE	3.0 V	495	505	515	530	600	765	1300	-	-	-	-	-	-	-	1							
		quartz ⁽²⁾	3.6 V	630	645	660	685	830	1150	1850	-	-	-	-	-	-	-								

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.

Table 47. Current under Reset condition

Symbol	Conditions				TYP							MAX ⁽¹⁾				Unit
Symbol	Conditions	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	0 °C	25 °C	40 °C	55 °C	85 °C	105 °C	125 °C	
	1.8 V	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
1	2.4 V	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	nA
IDD(RST)	3.0 V	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	IIA
	3.6 V	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	

1. Guaranteed by characterization results, unless otherwise specified.



I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 68: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously (see *Table 48: Peripheral current consumption*, the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load V_{DD} is the I/O supply voltage

f_{SW} is the I/O switching frequency

C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_{S}$

C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.



DS11929 Rev 3

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 48*. The MCU is placed under the following conditions:

- All I/O pins are in Analog mode
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- Ambient operating temperature and supply voltage conditions summarized in Table 18: Voltage characteristics
- The power consumption of the digital part of the on-chip peripherals is given in Table 48. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 48. Peripheral current consumption

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	Bus Matrix ⁽¹⁾	2.40	2.00	1.80	
	TSC	1.25	1.05	1.05	
	CRC	0.465	0.375	0.380	
AHB1	DMA1	1.90	1.55	1.80	μΑ/MHz
	DMA2	2.00	1.65	1.80	
	DMAMUX	4.15	3.40	4.45	
	All AHB1 Peripherals	12.0	10.0	11.5	
	AES1	4.05	3.35	3.90	
	ADC independent clock domain	TBD	TBD	TBD	
	ADC clock domain	TBD	TBD	TBD	
	GPIOA ⁽²⁾	TBD	TBD	TBD	
AHB2	GPIOB ⁽²⁾)	TBD	TBD	TBD	μΑ/MHz
ANDZ	GPIOC ⁽²⁾	TBD	TBD	TBD	μΑνινιπΖ
	GPIOD ⁽²⁾	TBD	TBD	TBD	
	GPIOE ⁽²⁾	TBD	TBD	TBD	
	GPIOH ⁽²⁾	TBD	TBD	TBD	
	All AHB2 Peripherals	TBD	TBD	TBD	
AHB3	QSPI	7.60	6.25	7.10	μΑ/MHz



Table 48. Peripheral current consumption (continued)

	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	RNG independent clock domain	TBD	N/A	N/A	
	RNG clock domain	TBD	N/A	N/A	
	SRAM2a and SRAM2b	TBD	TBD	TBD	
AHB Shared	FLASH	TBD	TBD	0.125	μΑ/MHz
	AES2	6.95	5.75	7.00	
	PKA	4.40	3.65	4.25	
	All AHB Shared Peripherals	TBD	TBD	TBD	
	AHB to APB1 bridge ⁽³⁾	TBD	TBD	TBD	
	RTCA	1.10	0.88	1.25	
	CRS	TBD	TBD	TBD	
	USB FS independent clock domain	TBD	N/A	N/A	
	USB FS clock domain	TBD	N/A	N/A	
	I2C1 independent clock domain	TBD	TBD	TBD	
	I2C1 clock domain	TBD	TBD	TBD	
	I2C3 independent clock domain	TBD	TBD	TBD	
	I2C3 clock domain	TBD	TBD	TBD	
APB1	LCD	1.35	1.10	2.10	μΑ/MHz
AFDI	SPI2	1.65	1.40	2.25	μΑνινιπΖ
	LPTIM1 independent clock domain	TBD	TBD	TBD	
	LPTIM1 clock domain	TBD	TBD	TBD	
	TIM2	5.65	4.70	4.90	
	LPUART1 independent clock domain	TBD	TBD	TBD	
	LPUART1 clock domain	TBD	TBD	TBD	
	LPTIM2 clock domain	TBD	TBD	TBD	
	LPTIM2 independent clock domain	TBD	TBD	TBD	
	WWDG	0.335	0.285	0.965	
	All APB1 Peripherals	TBD	TBD	TBD	

	iable lett empheral ear		(-,	
	Peripheral	Range 1	Range 2	Low-power run and sleep	Unit
	AHB to APB2 ⁽⁴⁾	1.10	0.885	1.35	
	TIM1	8.20	6.80	7.25	
	TIM17	TBD	TBD	TBD	
	TIM16	2.75	2.30	2.55	
ADDO	USART1 independent clock domain	TBD	TBD	TBD	/ . 41 1—
APB2	USART1 clock domain	TBD	TBD	TBD	µA/MHz
	SPI1	TBD	TBD	TBD	
	SAI1 independent clock domain	TBD	TBD	TBD	
	SAI1 clock domain	TBD	TBD	TBD	
	All APB2 on	TBD	TBD	TBD	
	ALL	TBD	TBD	TBD	μΑ/MHz

Table 48. Peripheral current consumption (continued)

6.3.9 Wakeup time from Low-power modes and voltage scaling transition times

The wakeup times given in *Table 49* are the latency between the event and the execution of the first user instruction.

The device goes in Low-power mode after the WFE (Wait For Event) instruction.

Table 49. Low-power mode wakeup timings⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WUSLEEP}	Wakeup time from Sleep mode to Run mode	-	9	10	No. of
t _{WULPSLEEP}		Wakeup in Flash with memory in power-down during low-power sleep mode (FPDS = 1 in PWR_CR1) and with clock MSI = 2 MHz	9	10	CPU cycles



^{1.} The BusMatrix is automatically active when at least one master is ON (CPU, DMA).

^{2.} The GPIOx (x= A...H) dynamic current consumption is approximately divided by a factor two vs. the values of this table when the GPIO port is locked through the LCKK and LCKy bits in the GPIOx_LCKR register. To save the full GPIOx current consumption, the GPIOx clock needs to be disabled in the RCC when all port I/Os are used in alternate function or analog mode (clock is only required to read or write into GPIO registers, and is not used in AF or analog modes).

^{3.} The AHB to APB1 bridge is automatically active when at least one peripheral is ON on the APB1.

^{4.} The AHB to APB2 bridge is automatically active when at least one peripheral is ON on the APB2.

Table 49. Low-power mode wakeup timings⁽¹⁾ (continued)

Symbol	Parameter		Conditions	Тур	Max	Unit
	Make up time from	Range 1	Wakeup clock MSI = 32 MHz	2.38	2.6	
	Wake up time from Stop 0 mode	Range	Wakeup clock HSI16 = 16 MHz	1.69	1.76	
	to Run mode in Flash memory	Dange 2	Wakeup clock HSI16 = 16 MHz	1.7	1.78	
	memory	Range 2	Wakeup clock MSI = 4 MHz	7.43	7.9	0
twustop0		Range 1	Wakeup clock MSI = 32 MHz	TBD	TBD	μs
	Wake up time from Stop 0 mode	Range i	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	to Run mode in SRAM1	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
		Range 2	Wakeup clock MSI = 4 MHz	TBD	TBD	
	Make up time from	Range 1	Wakeup clock MSI = 32 MHz	4.67	4.94	
	Wake up time from Stop 1 mode	Range	Wakeup clock HSI16 = 16 MHz	5.09	5.34	
	to Run in Flash memory SMPS bypassed	Dange 2	Wakeup clock HSI16 = 16 MHz	5.08	5.36	
	SWF3 bypasseu	Range 2	Wakeup clock MSI = 4 MHz	8.36	8.76	
	Wake up time from Stop 1 mode to Run in Flash memory	Range 1	Wakeup clock MSI = 32 MHz	TBD	TBD	
		Range	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	SMPS ON	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	Make up time from	Range 1	Wakeup clock MSI = 32 MHz	TBD	TBD	
	Wake up time from Stop 1 mode	Range i	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
t	to Run in SRAM1 SMPS bypassed	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	μs
twustop1	SWF3 bypasseu	Range 2	Wakeup clock MSI = 4 MHz	TBD	TBD	μο
	Wake up time from	Range 1	Wakeup clock MSI = 32 MHz	TBD	TBD	
	Stop 1 mode to Run in SRAM1	Range	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	SMPS ON	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	Wake up time from Stop 1 mode to Low-power run mode in Flash memory	Regulator in Low-power	Wake in alask MCl - 4 ML	7.76	8.38	
	Wake up time from Stop 1 mode to Low-power run mode in SRAM1	mode (LPR=1 in PWR_CR1)	Wakeup clock MSI = 4 MHz	TBD	TBD	



Table 49. Low-power mode wakeup timings⁽¹⁾ (continued)

Symbol	Parameter		Conditions	Тур	Max	Unit
	Wake up time from	Range 1	Wakeup clock MSI = 32 MHz	5.12	5.42	
	Stop 2 mode to Run mode in Flash	Range	Wakeup clock HSI16 = 16 MHz	5.55	5.88	
	memory	Dange 2	Wakeup clock HSI16 = 16 MHz	5.56	5.88	
	SMPS bypassed	Range 2	Wakeup clock MSI = 4 MHz	9.0	9.4	
	Wake up time from	Range 1	Wakeup clock MSI = 48 MHz	TBD	TBD	
	Stop 2 mode to Run mode in Flash	Range	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
twustop2	memory SMPS ON	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	μs
	Make up time from	Range 1	Wakeup clock MSI = 32 MHz	TBD	TBD	
	Wake up time from Stop 2 mode to Run	Range	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	mode in SRAM1 SMPS bypassed	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	SWF3 bypassed	Range 2	Wakeup clock MSI = 4 MHz	TBD	TBD	
	Wake up time from	Range 1	Wakeup clock MSI = 48 MHz	TBD	TBD	
	Stop 2 mode to Run mode in SRAM1	Range	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
	SMPS ON	Range 2	Wakeup clock HSI16 = 16 MHz	TBD	TBD	
•	Wakeup time from Standby mode to Run mode SMPS Bypassed	- Range 1	Wakeup clock HSI16 = 16 MHz	TBD	TBD	5
t _{WUSTBY}	Wakeup time from Standby mode to Run mode SMPS ON	Trailye i	Wakeup Gook Hollo - 10 Minz	TBD	TBD	μs
t _{WUSHDN}	Wakeup time from Shutdown mode to Run mode	Range 1	Wakeup clock MSI = 4 MHz	49.75	52.32	μs

^{1.} Guaranteed by characterization results (V $_{DD}$ = 3 V, .T = 25 °C.

Table 50. Regulator modes transition times⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{WULPRUN}	Wakeup time from Low-power run mode to Run mode ⁽²⁾	Code run with MSI 2 MHz	15.33	15.66	μs
t _{VOST}	Regulator transition time from Range 2 to Range 1 or Range 1 to Range 2 ⁽³⁾	Code run with HSI16	20.67	25.64	μδ

^{1.} Guaranteed by characterization results.

^{2.} Time until REGLPF flag is cleared in PWR_SR2.

^{3.} Time until VOSF flag is cleared in PWR_SR2.

Table of that cap time asing El GART							
Symbol	Parameter	Conditions	Тур	Max	Unit		
VVOLI O/ (I C)	LPUART baud rate allowing to wakeup up from Stop	Stop mode 0	-	1.7	μs		
		Stop mode 1/2	-	8.5	μο		

Table 51. Wakeup time using LPUART⁽¹⁾

6.3.10 External clock source characteristics

High-speed external user clock generated from an external source

The high-speed external (HSE) clock must be supplied with a 32 MHz crystal oscillator.

The STM32WB55xx include internal programmable capacitances that can be used to tune the crystal frequency in order to compensate the PCB parasitic one.

The characteristics in *Table 52* and *Table 53* are measured over recommended operating conditions, unless otherwise specified. Typical values are referred to $T_A = 25$ °C and $V_{DD} = 3.0$ V.

Table 52. HSE crystal requirements⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{NOM}	Oscillator frequency	-	-	32	-	MHz
f _{TOL}	Frequency tolerance	Includes initial accuracy, stability over temperature, aging and frequency pulling due to incorrect load capacitance.	-	-	20	ppm
C _L	Load capacitance	-	6	-	8	pF
ESR	Equivalent series resistance	-	ı	ı	100	Ω
P _D	Drive level	-	-	-	100	μW

^{1. 32} MHz XTAL is specified for two specific references: NX2016SA and NX1612SA.

Table 53. HSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{SUA(HSE)}	Startup time for 80% amplitude stabilization	V _{DDRF} stabilized, XOTUNE=000000, -40 to +125 °C range	-	1000	-	116
t _{SUR(HSE)}	Startup time for XOREADY signal	V _{DDRF} stabilized, XOTUNE=000000, -40 to +125 °C range	-	250	-	μs
I _{DDRF(HSE)}	HSE current consumption	HSEGMC=000, XOTUNE=000000	-	50	-	μA
$XOT_{g(HSE)}$	XOTUNE granularity	Capacitor bank	-	1	5	nnm
$XOT_{fp(HSE)}$	XOTUNE frequency pulling		±20	±40	-	ppm
XOT _{nb(HSE)}	XOTUNE number of tuning bits		-	6	ı	bit
XOT _{st(HSE)}	XOTUNE setting time		-	-	0.1	ms



^{1.} Guaranteed by design.

Note:

For information about the trimming of the oscillator, refer to application note AN5042 "HSE trimming for RF applications using the STM32WB Series".

Low-speed external user clock generated from an external source

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. The information provided in this section is based on design simulation results obtained with typical external components specified in *Table 54*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins to minimize output distortion and startup stabilization time.

Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 54. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD(LSE)}	LSE current consumption	LSEDRV[1:0] = 00 Low drive capability	-	250	-	
		LSEDRV[1:0] = 01 Medium low drive capability	-	315	-	nA
		LSEDRV[1:0] = 10 Medium high drive capability	-	500	-	IIA
		LSEDRV[1:0] = 11 High drive capability	-	630	-	
G _{mcritmax}	Maximum critical crystal g _m	LSEDRV[1:0] = 00 Low drive capability	-	-	0.50	
		LSEDRV[1:0] = 01 Medium low drive capability	-	-	0.75	μΑ/V
		LSEDRV[1:0] = 10 Medium high drive capability	-	-	1.70	μΑν ν
		LSEDRV[1:0] = 11 High drive capability	-	-	2.70	
t _{SU(LSE)} ⁽²⁾	Startup time	V _{DD} stabilized	-	2	-	S

^{1.} Guaranteed by design.

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for STM8S, STM8A and STM32 microcontrollers" available from www.st.com.



t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) until a stable 32 MHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer.




Figure 18. Typical application with a 32.768 kHz crystal

Note:

An external resistor is not required between OSC32_IN and OSC32_OUT, and it is forbidden to add one.

6.3.11 Internal clock source characteristics

The parameters given in *Table 55* are derived from tests performed under ambient temperature and supply voltage conditions summarized in Table 22: General operating conditions. The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Conditions Symbol **Parameter**

Syllibol	raiametei	Conditions	141111	iyp	IVIAA	Oilit
f _{HSI16}	HSI16 Frequency	V _{DD} =3.0 V, T _A =30 °C	15.88	-	16.08	MHz
TRIM	HSI16 user trimming step	Trimming code is not a multiple of 64	0.2	0.3	0.4	
		Trimming code is a multiple of 64	-4	-6	-8	
DuCy(HSI16) ⁽²⁾	Duty Cycle	-	45	-	55	%
$\Delta_{Temp}(HSI16)$	HSI16 oscillator frequency drift over temperature	T _A = 0 to 85 °C	-1	-	1	
ΔTemp(113110)		T _A = -40 to 125 °C	-2	-	1.5	
Δ _{VDD} (HSI16)	$\begin{array}{c} \text{HSI16 oscillator frequency drift over} \\ \text{V}_{\text{DD}} \end{array}$	V _{DD} =1.62 V to 3.6 V	-0.1	-	0.05	
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator start-up time	-	-	0.8	1.2	21
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time	-	-	3	5	μs
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	155	190	μΑ

Table 55. HSI16 oscillator characteristics⁽¹⁾

Unit

^{1.} Guaranteed by characterization results.

^{2.} Guaranteed by design.




Figure 19. HSI16 frequency vs. temperature

Multi-speed internal (MSI) RC oscillator

Table 56. MSI oscillator characteristics⁽¹⁾

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
			Range 0	98.7	100	101.3	
			Range 1	197.4	200	202.6	kHz
			Range 2	394.8	400	405.2	KITZ
			Range 3	789.6	800	810.4	
			Range 4	0.987	1	1.013	
		MSI mode	Range 5	1.974	2	2.026	
		WiSi mode	Range 6	3.948	4	4.052	
			Range 7	7.896	8	8.104	MHz
			Range 8	15.79	16	16.21	IVITZ
	MSI frequency after factory calibration, done		Range 9	23.69	24	24.31	-
			Range 10	31.58	32	32.42	
			Range 11	47.38	48	48.62	
f _{MSI}	at V _{DD} =3 V and T _A =30 °C		Range 0		98.304	-	- kHz
			Range 1	-	196.608	-	
			Range 2	-	393.216	-	
			Range 3	-	786.432	-	
			Range 4	-	1.016	-	
		PLL mode XTAL=	Range 5		1.999	-	
		32.768 kHz	Range 6	-	3.998	-	
			Range 7	-	7.995	-	MHz
			Range 8		15.991	-	IVIITZ
			Range 9	-	23.986	-	
			Range 10	-	32.014	-	-
			Range 11	-	48.005	-	
. (2.0(2)	MSI oscillator		T _A = -0 to 85 °C	-3.5	-	3	0.
$\Delta_{TEMP}(MSI)^{(2)}$	frequency drift over temperature	MSI mode	T _A = -40 to 125 °C	-8	-	6	%

Table 56. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter		Conditions	stics (contin	Min	Тур	Max	Unit
			D 0 to 0	V _{DD} = 1.62 to 3.6 V	-1.2	-	0.5	
			Range 0 to 3	V _{DD} = 2.4 to 3.6 V	-0.5	-	0.5	
$\Delta_{VDD}(MSI)^{(2)}$	MSI oscillator frequency drift	MSI mode	Range 4 to 7	V _{DD} = 1.62 to 3.6 V	-2.5	-	0.7	
	over V _{DD} (reference is 3 V)		Range 4 to 7	V _{DD} = 2.4 to 3.6 V	-0.8	-	0.7	%
			Range 8 to 11	V _{DD} = 1.62 to 3.6 V	-5	-	1	
				V _{DD} = 2.4 to 3.6 V	-1.6	-	'	
AFSAMBLING	Frequency		$T_A = -40 \text{ to } 85^{\circ}$	C.	-	1	2	
$\Delta F_{SAMPLING} \ (MSI)^{(2)(6)}$	variation in sampling mode ⁽³⁾	MSI mode	T _A = -40 to 125	°C	-	2	4	
P_USB Jitter(MSI) ⁽⁶⁾	Period jitter for USB clock ⁽⁴⁾		For next transition	-	-	-	3.458	
		Range 11	For paired transition	-	-	-	3.916	20
MT_USB	Medium term jitter for USB clock ⁽⁵⁾	r USB clock ⁽⁵⁾ PLL mode Range 11	For next transition	-	-	-	2	ns
Jitter(MSI) ⁽⁶⁾			For paired transition	-	-	-	1	
CC jitter(MSI) ⁽⁶⁾	RMS cycle-to- cycle jitter	PLL mode R	ange 11	-	-	60	-	ps
P jitter(MSI) ⁽⁶⁾	RMS period jitter	PLL mode R	ange 11	-	-	50	-	
		Range 0		-	-	10	20	
		Range 1		-	-	5	10	
t _{SU} (MSI) ⁽⁶⁾	MSI oscillator	Range 2		-	-	4	8	
I _{SU} (IVISI)(*)	start-up time	Range 3		-	-	3	7	μs
		Range 4 to 7	,	-	-	3	6	
		Range 8 to 1	1	-	-	2.5	6	
			10 % of final frequency	-	-	0.25	0.5	
t _{STAB} (MSI) ⁽⁶⁾	MSI oscillator stabilization time	PLL mode Range 11	5 % of final frequency	-	-	0.5	1.25	ms
				1 % of final frequency	-	-		2.5

Table 56. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter		Conditions			Тур	Max	Unit
			Range 0	-	-	0.6	1	
			Range 1	-	-	0.8	1.2	
			Range 2	-	-	1.2	1.7	
		MSI and PLL mode	Range 3	-	-	1.9	2.5	
	nowar		Range 4	-	-	4.7	6	- μΑ
I _{DD} (MSI) ⁽⁶⁾			Range 5	-	-	6.5	9	
IDD(INIQI)			Range 6	-	-	11	15	
			Range 7	-	-	18.5	25	
			Range 8	-	-	62	80	
			Range 9	-	-	85	110	
			Range 10	-	-	110	130	
			Range 11	-	-	155	190	

- 1. Guaranteed by characterization results.
- 2. This is a deviation for an individual part once the initial frequency has been measured.
- 3. Sampling mode means Low-power run/Low-power sleep modes with Temperature sensor disable.
- Average period of MSI at 48 MHz is compared to a real 48 MHz clock over 28 cycles. It includes frequency tolerance + jitter of MSI at 48 MHz clock.
- Only accumulated jitter of MSI at 48 MHz is extracted over 28 cycles.
 For next transition: min. and max. jitter of 2 consecutive frame of 28 cycles of the MSI at 48 MHz, for 1000 captures over 28 cycles.
 For paired transitions: min. and max. jitter of 2 consecutive frame of 56 cycles of the MSI at 48 MHz, for 1000 captures over 56 cycles.
- 6. Guaranteed by design.





Figure 20. Typical current consumption vs. MSI frequency

High-speed internal 48 MHz (HSI48) RC oscillator

Table 57. HSI48 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI48}	HSI48 frequency	V _{DD} = 3.0 V, T _A = 30 °C	-	48	-	MHz
TRIM	HSI48 user trimming step	-	-	0.11 ⁽²⁾	0.18 ⁽²⁾	
USER TRIM COVERAGE	HSI48 user trimming coverage	±32 steps	±3 ⁽³⁾	±3.5 ⁽³⁾	-	
DuCy(HSI48)	Duty cycle	-	45 ⁽²⁾	-	55 ⁽²⁾	
100	Accuracy of the HSI48 oscillator over temperature (factory calibrated)	V _{DD} = 3.0 V to 3.6 V, T _A = -15 to 85 °C	-	-	±3 ⁽³⁾	%
ACC _{HSI48_REL}		V _{DD} = 1.65 V to 3.6 V, T _A = -40 to 125 °C	-	-	±4.5 ⁽³⁾	
D (HCI40)	HSI48 oscillator frequency drift	V _{DD} = 3 V to 3.6 V	-	0.025 ⁽³⁾	0.05 ⁽³⁾	
D _{VDD} (HSI48)	with V _{DD}	V _{DD} = 1.65 V to 3.6 V	-	0.05 ⁽³⁾	0.1 ⁽³⁾	
t _{su} (HSI48)	HSI48 oscillator start-up time	-	-	2.5 ⁽²⁾	6 ⁽²⁾	μs
I _{DD} (HSI48)	HSI48 oscillator power consumption	-	-	340 ⁽²⁾	380 ⁽²⁾	μA



Symbol

N_T jitter

P_T jitter

 $\pm 0.25^{(2)}$

ns

115/165

Table 57. H5146 Oscillator Characteristics (Continued)									
Parameter	Conditions	Min	Тур	Max	Unit				
Next transition jitter	-	-	±0.15 ⁽²⁾	-	_				

Table 57. HSI48 oscillator characteristics⁽¹⁾ (continued)

1. V_{DD} = 3 V, T_A = -40 to 125 °C unless otherwise specified.

Paired transition jitter

- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Jitter measurement are performed without clock source activated in parallel.

Accumulated jitter on 56 cycles⁽⁴⁾

Figure 21. HSI48 frequency vs. temperature % 6 4 2 0 -2 -6 -50 -30 -10 10 30 50 70 90 110 130 °C - Avg - min – max MSv40989V1

Low-speed internal (LSI) RC oscillator

Table 58. LSI1 oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	LSI1 frequency	V _{DD} = 3.0 V, T _A = 30 °C	31.04	-	32.96	kHz
		V_{DD} = 1.62 to 3.6 V, T_A = -40 to 125 °C	29.5	-	34	KIIZ
t _{SU} (LSI1) ⁽²⁾	LSI1 oscillator start-up time	-	-	80	130	116
t _{STAB} (LSI1) ⁽²⁾	LSI1 oscillator stabilization time	5% of final frequency	-	125	180	μs
I _{DD} (LSI1) ⁽²⁾	LSI1 oscillator power consumption	-	-	110	180	nA

- 1. Guaranteed by characterization results.
- 2. Guaranteed by design.



Tahla 59	I SI2	oscillator	characteristics ⁽¹⁾
Table 55.	LOIZ	OSCIIIALOI	Characteristics,

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI2}	LSI2 frequency	V _{DD} = 3.0 V, T _A = 30 °C	21.6	-	44.2	kHz
	LSIZ frequency	V_{DD} = 1.62 to 3.6 V, T_A = -40 to 125 °C	21.2	-	44.4	KI IZ
t _{SU} (LSI2) ⁽²⁾	LSI2 oscillator start-up time	-	0.7	-	3.5	ms
I _{DD} (LSI2) ⁽²⁾	LSI2 oscillator power consumption	-	-	500	1180	nA
ΔT _{max} (LSI2)	Allowed temperature change during sleep duration ⁽³⁾	-	-	1.5	0.4	ů

^{1.} Guaranteed by characterization results.

6.3.12 PLL characteristics

The parameters given in *Table 60* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 60. PLL, PLLSAI1 characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f	PLL input clock ⁽²⁾	-	4	-	16	MHz
f _{PLL_IN}	PLL input clock duty cycle	-	45	-	55	%
f	DLL multiplier output pleak D	Voltage scaling Range 1	2	-	64	
f _{PLL_P_OUT}	PLL multiplier output clock P	Voltage scaling Range 2	2	-	16	
f	DLL multiplior output clock O	Voltage scaling Range 1	8	-	64	
f _{PLL_Q_OUT}	PLL multiplier output clock Q	Voltage scaling Range 2	8	-	16	NALI-
£	PLL multiplier output clock R	Voltage scaling Range 1	8	-	64	MHz
f _{PLL_R_OUT}		Voltage scaling Range 2	8	-	16	
ť	PLL VCO output	Voltage scaling Range 1	64	-	344	
f _{VCO_OUT}		Voltage scaling Range 2	64	-	128	
t _{LOCK}	PLL lock time	-	-	15	40	μs
Jitter	RMS cycle-to-cycle jitter	System clock 64 MUz	-	40	-	- ps
Jillei	RMS period jitter	System clock 64 MHz	-	30	-	
	PLL power consumption on V _{DD} ⁽¹⁾	VCO freq = 96 MHz	-	200	260	μA
I _{DD} (PLL)		VCO freq = 192 MHz	-	300	380	
		VCO freq = 344 MHz	-	520	650	

^{1.} Guaranteed by design.



^{2.} Guaranteed by design.

^{3.} Includes accuracy of 32 Mhz crystal.

^{2.} Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between the two PLLs.

6.3.13 Flash memory characteristics

Table 61. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Тур	Max	Unit
t _{prog}	64-bit programming time	-	81.7	90.8	μs
t _{prog_row}	One row (64 double word)	Normal programming	5.2	5.5	
	programming time	Fast programming	3.8	4.0	
t _{prog_page}	One page (4 KByte) programming time	Normal programming	41.8	43.0	me
		Fast programming	30.4	31.0	ms
t _{ERASE}	Page (4 KByte) erase time	-	22.0	24.5	
t _{ME}	Mass erase time	-	22.1	25.0	
	Average consumption from V	Write mode	3.4	-	
	Average consumption from V _{DD}	Erase mode	3.4	3.4 -	
I _{DD}	Maximum ourrent (neak)	Write mode	7 (for 6 μs)	-	mA
	Maximum current (peak)	Erase mode	7 (for 67 µs)	-	

^{1.} Guaranteed by design.

Table 62. Flash memory endurance and data retention

Symbol	Parameter	Conditions	Min ⁽¹⁾	Unit	
N _{END}	Endurance	T _A = -40 to +105 °C	10	kcycles	
		1 kcycle ⁽²⁾ at T _A = 85 °C	30		
	Dete vetertier	1 kcycle ⁽²⁾ at T _A = 105 °C	15		
		1 kcycle ⁽²⁾ at T _A = 125 °C	7	Vooro	
t _{RET}	Data retention	10 kcycles ⁽²⁾ at T _A = 55 °C	30	Years	
		10 kcycles ⁽²⁾ at T _A = 85 °C	15		
		10 kcycles ⁽²⁾ at T _A = 105 °C	10		

^{1.} Guaranteed by characterization results.

^{2.} Cycling performed over the whole temperature range.

6.3.14 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 63*. They are based on the EMS levels and classes defined in application note AN1709 "EMC design guide for STM8, STM32 and Legacy MCUs", available on *www.st.com*.

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_{A} = +25 °C, f_{HCLK} = 64 MHz, conforming to IEC 61000-4-2	TBD
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_{A} = +25 °C, f_{HCLK} = 64 MHz, conforming to IEC 61000-4-4	TBD

Table 63. EMS characteristics

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flow must include the management of runaway conditions such as:

- corrupted program counter
- unexpected reset
- critical data corruption (e.g. control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling two LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{HCLK}]	Unit
				8 MHz / 64 MHz	
		V_{DD} = 3.6 V, T_{A} = 25 °C, Peak level TBD package	0.1 MHz to 30 MHz	TBD	
	Peak level		30 MHz to 130 MHz	TBD	dBuV
S _{EMI}			130 MHz to 1 GHz	TBD	чъμν
		compliant with IEC 61967-2	1 GHz to 2 GHz	TBD	
			EMI level	TBD	-

Table 64. EMI characteristics

6.3.15 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit		
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	T _A = +25 °C, conforming to ANSI/ESDA/JEDEC JS-001	2	2000	V		
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to ANSI/ESD STM5.3.1 JS-002	C3	500	V		

Table 65. ESD absolute maximum ratings

^{1.} Guaranteed by characterization results.



Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- a supply overvoltage is applied to each power supply pin
- acurrent injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 66. Electrical sensitivities

Symbol Parameter		Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II

6.3.16 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3.3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the -5 μ A / +0 μ A range) or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in *Table 67*.

Negative induced leakage current is caused by negative injection and positive induced leakage current is caused by positive injection.

Table 67. I/O current injection susceptibility⁽¹⁾

		Functional s	usceptibility	
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on all pins except PB0, PB1	TBD	N/A ⁽²⁾	mA
INJ	Injected current on PB0, PB1 pins	TBD	TBD	IIIA

- 1. Guaranteed by characterization results.
- 2. Injection not possible.

6.3.17 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 68* are derived from tests performed under the conditions summarized in *Table 22: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Table 68. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	I/O input low level voltage ⁽¹⁾		-	-	0.3 x V _{DD}	
V _{IL}	I/O input low level voltage ⁽²⁾				0.39 x V _{DD} - 0.06	V
V	I/O input high level voltage ⁽¹⁾	1.62 V < V _{DD} < 3.6 V	0.7 x V _{DD}	-	-	V
V _{IH}	I/O input high level voltage ⁽²⁾		0.49 x V _{DD} + 0.26	-	-	
V _{hys}	TT_xx, FT_xxx and NRST I/O input hysteresis		-	200	-	mV
	FT_xx input leakage current	$0 \le V_{IN} \le Max(V_{DDXXX})^{(3)}$	-	-	±100	
		$\begin{aligned} &\text{Max}(V_{\text{DDXXX}}) \leq V_{\text{IN}} \leq \\ &\text{Max}(V_{\text{DDXXX}}) + 1 \ V^{(2)(3)(4)} \end{aligned}$	-	-	650	
		, , , , , , , , , , , , , , , , , , ,	$Max(V_{DDXXX}) + 1 V < V_{IN} \le 5.5 V^{(2)(3)(4)(5)(6)}$	-	-	200 ⁽⁷⁾
		$0 \le V_{IN} \le Max(V_{DDXXX})^{(3)}$	-	-	±150	
I _{Ikg}	FT_lu, FT_u and PC3 IO	$\begin{aligned} & Max(V_{DDXXX}) \leq V_{IN} \leq \\ & Max(V_{DDXXX}) + 1 \ V^{(2)(3)} \end{aligned}$	-	-	2500	nA
	input leakage current	$Max(V_{DDXXX}) +1 V < V_{IN} \le 5.5 V^{(1)(3)(4)(8)}$	-	-	250	
	TT xx	$V_{IN} \le Max(V_{DDXXX})^{(3)}$	-	-	±150	
	input leakage current	$ Max(V_{DDXXX}) \le V_{IN} < \\ 3.6 \ V^{(3)} $	-	-	2000	
R _{PU}	Weak pull-up equivalent resistor ⁽¹⁾	V _{IN} = V _{SS}	25	40	55	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽¹⁾	V _{IN} = V _{DD}	25	40	55	1 K12
C _{IO}	I/O pin capacitance	-	-	5	-	pF

^{1.} Tested in production.

- 5. V_{IN} must be lower than [Max(V_{DDXXX}) + 3.6 V].
- 6. Refer to Figure 22: I/O input characteristics.



DS11929 Rev 3 121/165

^{2.} Guaranteed by design, not tested in production.

^{3.} Represents the pad leakage of the I/O itself. The total product pad leakage is given by $I_{Total_Ileak_max}$ = 10 μ A + number of I/Os where V_{IN} is applied on the pad x $I_{Ikg(Max)}$.

^{4.} $Max(V_{DDXXX})$ is the maximum value among all the I/O supplies.

 To sustain a voltage higher than Min(V_{DD}, V_{DDA}, V_{DDUSB}, V_{LCD}) + 0.3 V, the internal pull-up and pull-down resistors must be disabled. All FT_xx IO except FT_lu, FT_u and PC3.

8. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS, whose contribution to the series resistance is minimal (~10%).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters, as shown in *Figure 22*.




Figure 22. I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL} / V_{OH}).

In the user application, the number of I/O pins that can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*.

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 18: Voltage characteristics*).
- The sum of the currents sunk by all the I/Os on V_{SS}, plus the maximum consumption of the MCU sunk on V_{SS}, cannot exceed the absolute maximum rating ΣI_{VSS} (see Table 18: Voltage characteristics).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*. All I/Os are CMOS- and TTL-compliant (FT or TT unless otherwise specified).



Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	CMOS port ⁽³⁾	-	0.4	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	I _{IO} = 8 mA V _{DD} ≥ 2.7 V	V _{DD} - 0.4	-	
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	TTL port ⁽³⁾	-	0.4	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	I _{IO} = 8 mA V _{DD} ≥ 2.7 V	2.4	-	
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	I _{IO} = 20 mA	-	1.3	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	V _{DD} ≥ 2.7 V	V _{DD} - 1.3	-	
V _{OL} ⁽²⁾	Output low level voltage for an I/O pin	I _{IO} = 4 mA	-	0.4	V
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin	V _{DD} ≥ 1.62 V	V _{DD} - 0.45	-	
	Output low level voltage for an FT I/O	$ I_{IO} = 20 \text{ mA}$ $V_{DD} \ge 2.7 \text{ V}$	-	0.4	
V _{OLFM+} ⁽²⁾		I _{IO} = 10 mA V _{DD} ≥ 1.62 V	-	0.4	
		$ I_{IO} = 2 \text{ mA}$ 1.62 V \ge V _{DD} \ge 1.08 V	-	0.4	

Table 69. Output voltage characteristics⁽¹⁾

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Table 70*.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.

Table 70. I/O AC characteristics⁽¹⁾⁽²⁾

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
			C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	5	
	Fmax	Maximum fraguancy	C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	1	MHz
	Fillax		C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	10	IVII IZ
00			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	1.5	
00		r/Tf Output rise and fall time	C=50 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	25	
	Tr/Tf		C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	52	ne
	11/11		C=10 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	ı	17	ns
			C=10 pF, 1.62 V ≤ V _{DD} ≤ ≤2.7 V	-	37	



The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in *Table 18: Voltage characteristics*, and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings Σ I_{IO}.

^{2.} Guaranteed by design.

^{3.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

Table 70. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit	
			C=50 pF, $2.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V}$	-	25		
	Fmax	Marrian for an array	C=50 pF, 1.62 V ≤ V _{DD} ≤ ≤2.7 V	-	10	MHz	
	rillax	Maximum frequency	C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	50	IVITZ	
04			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	15		
01			C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	9		
	T-/Tf	0.4	C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	16		
	Tr/Tf	Output rise and fall time	C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	4.5	ns	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	9		
			C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	50		
			C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	25	NAL 1-	
	Fmax	Fmax Maximum frequency	C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	100 ⁽³⁾	MHz	
40			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	37.5		
10			C=50 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	5.8		
	T-/Tf	O	C=50 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	11		
	Tr/Tf	Tr/Tf Output rise and fall time	C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	2.5	ns	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	5		
			C=30 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	120 ⁽³⁾		
		Marian un fra au an au	C=30 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	50	NAL 1-	
	Fmax	Maximum frequency	C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	180 ⁽³⁾	MHz	
11			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	75 ⁽³⁾		
			C=30 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	3.3		
	Tr/Tf	Output ripp and fall time	C=30 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	6	na	
	Tr/Tf	Output rise and fall time	C=10 pF, 2.7 V ≤ V _{DD} ≤ 3.6 V	-	1.7	ns	
			C=10 pF, 1.62 V ≤ V _{DD} ≤ 2.7 V	-	3.3		

^{1.} The maximum frequency is defined with $(T_f + T_f) \le 2/3$ T, and Duty cycle comprised between 45 and 55%.

6.3.18 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} .

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in *Table 22: General operating conditions*.



^{2.} The fall and rise time are defined, respectively, between 90 and 10%, and between 10 and 90% of the output waveform.

^{3.} This value represents the I/O capability but the maximum system frequency is limited to 64 MHz.

Symbol	ol Parameter Conditions		Min	Тур	Max	Unit
V _{IL(NRST)}	NRST input low level voltage	-	-	-	0.3 x V _{DD}	V
V _{IH(NRST)}	NRST input high level voltage	-	0.7 x V _{DD}	-	-	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	25	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse	-	-	-	70	ns
V _{NF(NRST)}	NRST input not filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	350	-	-	113

Table 71. NRST pin characteristics⁽¹⁾

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).




Figure 23. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in Table 71: NRST pin characteristics. Otherwise the reset will not be taken into account by the device.
- 3. The external capacitor on NRST must be placed as close as possible to the device.

^{1.} Guaranteed by design.

6.3.19 Analog switches booster

Table 72. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
V _{DD}	Supply voltage	1.62	-	3.6	V
t _{SU(BOOST)}	Booster startup time	-	-	240	μs
I _{DD(BOOST)}	Booster consumption for 1.62 V ≤ V _{DD} ≤ 2.0 V	-	-	250	
	Booster consumption for $2.0 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$	-	-	500	μΑ
	Booster consumption for $2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	-	900	

^{1.} Guaranteed by design.

6.3.20 Analog-to-Digital converter characteristics

Unless otherwise specified, the parameters given in *Table 73* are preliminary values derived from tests performed under ambient temperature, f_{PCLK} frequency and V_{DDA} supply voltage conditions summarized in *Table 22: General operating conditions*.

Note: It is recommended to perform a calibration after each power-up.

Table 73. ADC characteristics^{(1) (2) (3)}

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage	-	1.62	-	3.6	V
V	Positive reference	V _{DDA} ≥ 2 V	2	-	V_{DDA}	V
V _{REF+}	voltage	V _{DDA} < 2 V		V_{DDA}		V
V _{REF-}	Negative reference voltage	-		V _{SSA}		V
f	ADC alook fraguancy	Range 1	-	-	64	MHz
f _{ADC}	ADC clock frequency	Range 2	-	-	16	IVITZ
		Resolution = 12 bits	-	-	4.26	
	Sampling rate	Resolution = 10 bits	-	-	4.92	
	for FAST channels	Resolution = 8 bits	-	-	5.81	
£		Resolution = 6 bits	-	-	7.11	Mana
f _s	Sampling rate for SLOW channels	Resolution = 12 bits	-	-	TBD	Msps
		Resolution = 10 bits	-	-	TBD	
		Resolution = 8 bits	-	-	TBD	
		Resolution = 6 bits	-	-	TBD	
f _{TRIG}	External trigger	f _{ADC} = 64 MHz Resolution = 12 bits	-	-	4.26	MHz
	frequency	Resolution = 12 bits	-	-	15	1/f _{ADC}
V _{CMIN}	Input common mode	Differential mode	(V _{REF+} + V _{REF-})/2 - 0.18	(V _{REF+} + V _{REF-})/2	(V _{REF+} + V _{REF-})/2 + 0.18	V
V _{AIN} (4)	Conversion voltage range(2)	-	0	-	V _{REF+}	V
R _{AIN}	External input impedance	-	-	-	50	kΩ
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{STAB}	Power-up time	-	1		Conversion cycle	
4	Calibration time	f _{ADC} = 64 MHz		1.8125		μs
t _{CAL}	Calibration time	-	116		1 / f _{ADC}	



Table 73. ADC characteristics⁽¹⁾ (2) (3) (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	T.:	CKMODE = 00	1.5	2	2.5		
	Trigger conversion latency Regular and	CKMODE = 01	-	-	2.0	A /E	
t _{LATR}	injected channels	CKMODE = 10	-	-	2.25	1/f _{ADC}	
	without conversion abort	CKMODE = 11	-	-	2.125		
	Tainana	CKMODE = 00	2.5	3	3.5		
	Trigger conversion latency Injected	CKMODE = 01	-	-	3.0	A 15	
t _{LATRIN} J	channels aborting a regular conversion	CKMODE = 10	-	-	3.25	1/f _{ADC}	
	regular conversion	CKMODE = 11	-	-	3.125		
	Sampling time	f _{ADC} = 64 MHz	0.039	-	10.0	μs	
t _s	Sampling time	-	2.5	-	640.5	1/f _{ADC}	
t _{ADCVREG_STUP}	ADC voltage regulator start-up time	-	-	-	20	μs	
	Total conversion time	f _{ADC} = 64 MHz Resolution = 12 bits	0.234	-	1.019	μs	
t _{CONV}	(including sampling time)	Resolution = 12 bits	t _s + 12.5 approxi	1/f _{ADC}			
		fs = 4.26 Msps	-	TBD	TBD		
I _{DDA} (ADC)	ADC consumption from the V _{DDA} supply	fs = 1 Msps	-	160	220	μA	
	THE TODA TEPPO	fs = 10 ksps	-	16	50		
	ADC consumption from	fs = 4.26 Msps	-	TBD	TBD		
I _{DDV_S} (ADC)	the V _{REF+} single ended	fs = 1 Msps	-	30	40	μΑ	
	mode	fs = 10 ksps	-	0.6	2		
	ADC consumption from	fs = 4.26 Msps	-	TBD	TBD		
I _{DDV_D} (ADC)	the V _{REF+} differential	fs = 1 Msps	-	60	70	μΑ	
	mode	fs = 10 ksps	-	1.3	3		

^{1.} Guaranteed by design

^{2.} The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disable when V_{DDA} \geq 2.4 V.

SMPS in bypass mode

^{4.} V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pinouts and pin description for further details.

Table 74. Maximum ADC RAIN⁽¹⁾⁽²⁾

Deceleties.	Occupito o conte et 04 Mile	On the little of the last of t	RAIN r	max (Ω)
Resolution	Sampling cycle at 64 MHz	Sampling time [ns] at 64 MHz	Fast channels ⁽³⁾	Slow channels ⁽⁴⁾
	2.5	39.06	TBD	TBD
	6.5	101.56	TBD	TBD
	12.5	195.31	TBD	TBD
10 hita	24.5	382.81	TBD	TBD
12 bits	47.5	742.19	TBD	TBD
	92.5	1445.31	TBD	TBD
	247.5	3867.19	TBD	TBD
	640.5	10007.81	TBD	TBD
	2.5	39.06	TBD	TBD
	6.5	101.56	TBD	TBD
	12.5	195.31	TBD	TBD
10 bits	24.5	382.81	TBD	TBD
TO DIES	47.5	742.19	TBD	TBD
	92.5	1445.31	TBD	TBD
	247.5	3867.19	TBD	TBD
	640.5	10007.81	TBD	TBD
	2.5	39.06	TBD	TBD
	6.5	101.56	TBD	TBD
	12.5	195.31	TBD	TBD
8 bits	24.5	382.81	TBD	TBD
o bits	47.5	742.19	TBD	TBD
	92.5	1445.31	TBD	TBD
	247.5	3867.19	TBD	TBD
	640.5	10007.81	TBD	TBD
	2.5	39.06	TBD	TBD
	6.5	101.56	TBD	TBD
	12.5	195.31	TBD	TBD
6 bits	24.5	382.81	TBD	TBD
บ มแร	47.5	742.19	TBD	TBD
	92.5	1445.31	TBD	TBD
	247.5	3867.19	TBD	TBD
	640.5	10007.81	TBD	TBD

^{1.} Guaranteed by design.



2. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4V). It is disabled when $V_{DDA} \ge 2.4$ V.

- 3. Fast channels are PC0, PC1, PC2, PC3, PA0, PA1.
- 4. Slow channels are all ADC inputs except the fast channels.

Table 75. ADC accuracy - Limited test conditions 1⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter		Cond	itions ⁽⁴⁾	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	TBD	TBD	TBD	
ET	Total unadjusted		ended	Slow channel (max speed)	TBD	TBD	TBD	
	error		Differential	Fast channel (max speed)	TBD	TBD	TBD	
		Dilleterillar	Slow channel (max speed)	TBD	TBD	TBD		
		, HZ,	Single	Fast channel (max speed)	TBD	TBD	TBD	
EO	Offset error	64 MHz Msps, V,	ended	Slow channel (max speed)	TBD	TBD	TBD	
EO Offset error	y ≤ 6 26 N = 3 '	Differential	Fast channel (max speed)	TBD	TBD	TBD		
		OC clock frequency \leq 64 MF Sampling rate \leq 4.26 Msps, $V_{DDA} = V_{REF+} = 3 V,$ $T_A = 25 ^{\circ}C$	Dillerential	Slow channel (max speed)	TBD	TBD	TBD	LSB
			Single ended	Fast channel (max speed)	TBD	TBD	TBD	LOB
EG	Gain error			Slow channel (max speed)	TBD	TBD	TBD	
LG	Gain endi	C clc samp	Differential	Fast channel (max speed)	TBD	TBD	TBD	
		ADC Sar	Dilleterillar	Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
Differential linearity error		ended	Slow channel (max speed)	TBD	TBD	TBD		
	1		Differential	Fast channel (max speed)	TBD	TBD	TBD	
			Billerential	Slow channel (max speed)	TBD	TBD	TBD	

Table 75. ADC accuracy - Limited test conditions $1^{(1)(2)(3)}$ (continued)

Symbol	Parameter		Cond	itions ⁽⁴⁾	Min	Тур	Max	Unit	
			Single	Fast channel (max speed)	TBD	TBD	TBD		
EL	Integral		ended	Slow channel (max speed)	TBD	TBD	TBD	LSB	
	linearity error		Differential	Fast channel (max speed)	TBD	TBD	TBD	LOD	
			Dilleterillar	Slow channel (max speed)	TBD	TBD	TBD		
			Single	Fast channel (max speed)	TBD	TBD	TBD		
ENOR	Effective		ended	Slow channel (max speed)	TBD	TBD	TBD	bits	
ENOB number of bits	, TZ,	Differential	Fast channel (max speed)	TBD	TBD	TBD	DIIS		
		64 MHz, Msps, , V,	Dilleterillar	Slow channel (max speed)	TBD	TBD	TBD		
	Cianal to	νı φ ^ຕ	Single	Fast channel (max speed)	TBD	TBD	TBD		
SINAD	Signal-to- noise and	ADC clock frequency ≤ 64 MH- Sampling rate ≤ 4.26 Msps, $V_{DDA} = V_{REF+} = 3 \text{ V,}$ $T_A = 25 ^{\circ}\text{C}$	ended	Slow channel (max speed)	TBD	TBD	TBD		
SINAD	distortion ratio		Differential	Fast channel (max speed)	TBD	TBD	TBD		
	Tallo			Slow channel (max speed)	TBD	TBD	TBD		
		C clc samp	Single	Fast channel (max speed)	TBD	TBD	TBD		
SNR	Signal-to-	ADO	ended	Slow channel (max speed)	TBD	TBD	TBD	dB	
SINK	noise ratio		Differential	Fast channel (max speed)	TBD	TBD	TBD	uБ	
			Dilleterillar	Slow channel (max speed)	TBD	TBD	TBD		
			Single	Fast channel (max speed)	TBD	TBD	TBD		
THD	Total		ended	Slow channel (max speed)	TBD	TBD	TBD		
טחו	harmonic distortion		Differential	Fast channel (max speed)	TBD	TBD	TBD		
			Dilletetitial	Slow channel (max speed)	TBD	TBD	TBD		

^{1.} Guaranteed by design.

^{2.} ADC DC accuracy values are measured after internal calibration.

Injecting negative current on any analog input pin should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins that may potentially inject negative current.

^{4.} The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when $V_{DDA} \ge 2.4$ V. No oversampling.

Table 76. ADC accuracy - Limited test conditions 2⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter		Cond	itions ⁽⁴⁾	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	TBD	TBD	TBD	
ET	Total		ended	Slow channel (max speed)	TBD	TBD	TBD	
<u> </u>	unadjusted error		Differential	Fast channel (max speed)	TBD	TBD	TBD	
			Dilleterillar	Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
EO Offset error		ended	Slow channel (max speed)	TBD	TBD	TBD		
		Differential	Fast channel (max speed)	TBD	TBD	TBD		
			Dilleterillar	Slow channel (max speed)	TBD	TBD	TBD	
		, Hz,	Single	Fast channel (max speed)	TBD	TBD	TBD	
EG	Gain error	requency ≤ 1 rate ≤ 4.26 DDA ≥ 2 V,	ended	Slow channel (max speed)	TBD	TBD	TBD	LSB
LG	Gain enoi		D:(((:)	Fast channel (max speed)	TBD	TBD	TBD	LOD
			Differential	Slow channel (max speed)	TBD	TBD	TBD	
			Single ended	Fast channel (max speed)	TBD	TBD	TBD	
ED	Differential linearity			Slow channel (max speed)	TBD	TBD	TBD	
	error		Differential	Fast channel (max speed)	TBD	TBD	TBD	
		ADO	Dilleterillar	Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
EL	Integral linearity		ended	Slow channel (max speed)	TBD	TBD	TBD	
EL	error		Differential	Fast channel (max speed)	TBD	TBD	TBD	
			Dillerential	Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
ENOB	Effective number of		ended	Slow channel (max speed)	TBD	TBD	TBD	bits
ENOB	bits		Differential	Fast channel (max speed)	TBD	TBD	TBD	טונס
			Dilletetitial	Slow channel (max speed)	TBD	TBD	TBD	

Symbol	Parameter		Cond	itions ⁽⁴⁾	Min	Тур	Max	Unit
	Signal to		Single	Fast channel (max speed)	TBD	TBD	TBD	
SINAD	Signal-to- noise and		ended	Slow channel (max speed)	TBD	TBD	TBD	
distortion	MHz, ps,	Differential	Fast channel (max speed)	TBD	TBD	TBD		
	Tallo	64 MH Msps,	Dillerential	Slow channel (max speed)	TBD	TBD	TBD	
		VI 20 IV	Single	Fast channel (max speed)	TBD	TBD	TBD	
SNR	Signal-to-	equenc ate ≤ 4 o _A ≥ 2 = 25°	ended	Slow channel (max speed)	TBD	TBD	TBD	dB
SINK	noise ratio		Differential	Fast channel (max speed)	TBD	TBD	TBD	uБ
		ock fre bling ra V _{DI} T _A	Dillerential	Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
Total THD harmonic distortion	ADC Sa	ended	Slow channel (max speed)	TBD	TBD	TBD		
		Differential	Fast channel (max speed)	TBD	TBD	TBD		
			Dillerefillal	Slow channel (max speed)	TBD	TBD	TBD	

Table 76. ADC accuracy - Limited test conditions 2⁽¹⁾⁽²⁾⁽³⁾ (continued)

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- Injecting negative current on any analog input pin should be avoided as this significantly reduces the accuracy of the
 conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog
 pins that may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when $V_{DDA} \ge 2.4$ V. No oversampling.

Table 77. ADC accuracy - Limited test conditions $3^{(1)(2)(3)}$

Symbol	Parameter		Condi	tions ⁽⁴⁾	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	TBD	TBD	TBD	
ET	Total		ended	Slow channel (max speed)	TBD	TBD	TBD	
ET unadjusted error	MHz, ps, 3.6 V,	Differential	Fast channel (max speed)	TBD	TBD	TBD		
	64 MH Msps, ≤ 3.6 \	Dillerential	Slow channel (max speed)	TBD	TBD	TBD		
		equency s rate s 4.26 DA = V _{REF} +	Single	Fast channel (max speed)	TBD	TBD	TBD	
EO	Offset error		ended	Slow channel (max speed)	TBD	TBD	TBD	LSB
	Oliset elloi		Differential	Fast channel (max speed)	TBD	TBD	TBD	
		S clock fr ampling 5 V ≤ V _D Voltage s		Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
EG Gain error	Gain orror	ADC Sa 1.65	ended	Slow channel (max speed)	TBD	TBD	TBD	
	Gain enoi		Differential	Fast channel (max speed)	TBD	TBD	TBD	
			Dilletellilai	Slow channel (max speed)	TBD	TBD	TBD	

Table 77. ADC accuracy - Limited test conditions $3^{(1)(2)(3)}$ (continued)

Symbol	Parameter		Condi	itions ⁽⁴⁾	Min	Тур	Max	Unit	
			Single	Fast channel (max speed)	TBD	TBD	TBD		
ED	Differential linearity		ended	Slow channel (max speed)	TBD	TBD	TBD		
	error		Differential	Fast channel (max speed)	TBD	TBD	TBD		
				Slow channel (max speed)	TBD	TBD	TBD	LSB	
			Single	Fast channel (max speed)	TBD	TBD	TBD	LOD	
EL	Integral		ended	Slow channel (max speed)	TBD	TBD	TBD		
	linearity error		Differential	Fast channel (max speed)	TBD	TBD	TBD		
			Dillerential	Slow channel (max speed)	TBD	TBD	TBD		
		Ą ´>,	Single	Fast channel (max speed)	TBD	TBD	TBD		
ENOB	Effective number of	4 MI 1sps 3.6 e 1	ended	Slow channel (max speed)	TBD	TBD	TBD	b:to	
ENOB	bits	y ≤ 6 .26 N .EF+ 3	Differential Single ended	Fast channel (max speed)	TBD	TBD	TBD	bits	
		ency ≤ 4. = V _{RE} ing F		Slow channel (max speed)	TBD	TBD	TBD		
	Ciamal to	requ rate DA =		Fast channel (max speed)	TBD	TBD	TBD		
SINAD	Signal-to- noise and	ADC clock frequency ≤ 64 MHz, Sampling rate ≤ 4.26 Msps, 1.65 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V, Voltage scaling Range 1		Slow channel (max speed)	TBD	TBD	TBD		
SINAD	distortion ratio		Differential	Fast channel (max speed)	TBD	TBD	TBD		
	Tallo	ADO 8 1.6	Dillerential	Slow channel (max speed)	TBD	TBD	TBD	dB	
			Single	Fast channel (max speed)	TBD	TBD	TBD	иь	
SNR	Signal-to-		ended	Slow channel (max speed)	TBD	TBD	TBD		
SINK	noise ratio		Differential	Fast channel (max speed)	TBD	TBD	TBD		
			Dillerential	Slow channel (max speed)	TBD	TBD	TBD		
Total			Single	Fast channel (max speed)	TBD	TBD	TBD		
			ended	Slow channel (max speed)	TBD	TBD	TBD	- dB	
THD	harmonic distortion		Differential	Fast channel (max speed)	TBD	TBD	TBD		
			Dilleteriual	Slow channel (max speed)	TBD	TBD	TBD		

^{1.} Guaranteed by design.

^{2.} ADC DC accuracy values are measured after internal calibration.

^{3.} Injecting negative current on any analog input pin should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins that may potentially inject negative current.

^{4.} The I/O analog switch voltage booster is enabled when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disabled when V_{DDA} \geq 2.4 V. No oversampling.

Table 78. ADC accuracy - Limited test conditions 4⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter		Condit	ions ⁽⁴⁾	Min	Тур	Max	Unit
			Single	Fast channel (max speed)	TBD	TBD	TBD	
	Total		ended	Slow channel (max speed)	TBD	TBD	TBD	
ET	unadjusted error		Differential	Fast channel (max speed)	TBD	TBD	TBD	
			Differential	Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
EO	CO Offset error		ended	Slow channel (max speed)	TBD	TBD	TBD	
	Offset error		Differential	Fast channel (max speed)	TBD	TBD	TBD	
			Dillerential	Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
EG	Gain error		ended	Slow channel (max speed)	TBD	TBD	TBD	LSB
EG	Gain enoi		Differential	Fast channel (max speed)	TBD	TBD	TBD	LOD
			Dillerential	Slow channel (max speed)	TBD	TBD	TBD	
		, ,	Single	Fast channel (max speed)	TBD	TBD	TBD	
ED	Differential	2 MI ≤ 3.6 Ie 2	ended	Slow channel (max speed)	TBD	TBD	TBD	
	linearity error	Sk frequency s V _{DDA} = V _{REF} + ge scaling Ran	Differential	Fast channel (max speed)	TBD	TBD	TBD	
				Slow channel (max speed)	TBD	TBD	TBD	
			Single ended	Fast channel (max speed)	TBD	TBD	TBD	
EL	Integral linearity			Slow channel (max speed)	TBD	TBD	TBD	
	error		Differential	Fast channel (max speed)	TBD	TBD	TBD	
		AD 1.6		Slow channel (max speed)	TBD	TBD	TBD	
			Single	Fast channel (max speed)	TBD	TBD	TBD	
ENOB	Effective number of		ended	Slow channel (max speed)	TBD	TBD	TBD	bits
ENOB	bits		Differential	Fast channel (max speed)	TBD	TBD	TBD	DILS
			Dillerential	Slow channel (max speed)	TBD	TBD	TBD	
	Cianal ta		Single	Fast channel (max speed)	TBD	TBD	TBD	
CINIAD	Signal-to- noise and		ended	Slow channel (max speed)	TBD	TBD	TBD	
SINAD	distortion		Differential	Fast channel (max speed)	TBD	TBD	TBD	
	ratio		Differential	Slow channel (max speed)	TBD	TBD	TBD	-10
			Single	Fast channel (max speed)	TBD	TBD	TBD	dB
CND	Signal-to-		ended	Slow channel (max speed)	TBD	TBD	TBD	
SNR	noise ratio	e ratio	D.W	Fast channel (max speed)	TBD	TBD	TBD	
			Differential	Slow channel (max speed)	TBD	TBD	TBD	




Table 78. ADC accuracy - Limited test conditions $4^{(1)(2)(3)}$ (continued)
--

Symbol	Parameter		Condit	ions ⁽⁴⁾	Min	Тур	Max	Unit
Total THD harmonic distortion		ADC clock frequency ≤ 32 MHz, 1.65 V ≤ V _{DDA} = V _{REF+} ≤ 3.6 V, Voltage scaling Range 2	Single ended	Fast channel (max speed)	TBD	TBD	TBD	
				Slow channel (max speed)	TBD	TBD	TBD	dB
			Differential	Fast channel (max speed)	TBD	TBD	TBD	uБ
			Differential	Slow channel (max speed)	TBD	TBD	TBD	

- 1. Guaranteed by design.
- 2. ADC DC accuracy values are measured after internal calibration.
- ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this
 significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a
 Schottky diode (pin to ground) to analog pins which may potentially inject negative current.
- 4. The I/O analog switch voltage booster is enable when V_{DDA} < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when V_{DDA} < 2.4 V). It is disable when V_{DDA} \geq 2.4 V. No oversampling.

Figure 24. ADC accuracy characteristics






Figure 25. Typical connection diagram using the ADC

- 1. Refer to Table 73: ADC characteristics for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (refer to *Table 68: I/O static characteristics* for the value of the pad capacitance). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.
- 3. Refer to Table 68: I/O static characteristics for the values of Ilkg.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 13: Power supply scheme*. The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

6.3.21 Voltage reference buffer characteristics

Table 79. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
		Normal mode	V _{RS} = 0	2.4	-	3.6	
V	Analog supply	Normal mode	V _{RS} = 1	2.8	-	3.6	
V DDA	V _{DDA} voltage	Degraded mode ⁽²⁾	V _{RS} = 0	1.65	-	2.4	
		Degraded mode	V _{RS} = 1	1.65	-	2.8	V
		Normal mode	V _{RS} = 0	2.046 ⁽³⁾	2.048	2.049 ⁽³⁾	v
V _{REFBUF_}	F Voltage		V _{RS} = 1	2.498 ⁽³⁾	2.5	2.502 ⁽³⁾	
OUT	reference output	Degraded mode ⁽²⁾	V _{RS} = 0	V _{DDA} -150 mV	-	V_{DDA}	
			V _{RS} = 1	V _{DDA} -150 mV	ı	V_{DDA}	
TRIM	Trim step resolution	-	-	-	±0.05	±0.1	%
CL	Load capacitor	-	-	0.5	1	1.5	μF
esr	Equivalent series resistor of C _{load}	-	-	-	-	2	Ω
I _{load}	Static load current	-	-	-	-	4	mA



Table 79. VREFBUF characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditio	ns	Min	Тур	Max	Unit
	Line regulation	2.8 V ≤ V _{DDA} ≤ 3.6 V	$I_{load} = 500 \mu A$	-	200	1000	nnm/\/
I _{line_reg}	Line regulation	$2.6 \text{ V} \leq \text{V}_{\text{DDA}} \leq 3.0 \text{ V}$	I _{load} = 4 mA	-	100	500	ppm/V
I _{load_reg}	Load regulation	500 μA ≤ I _{load} ≤4 mA	Normal mode	-	50	500	ppm/mA
Temperature coefficient	-40 °C < T _J < +125 °C	;	-	-	T _{coeff} vrefint + 50	ppm/°C	
	coefficient	0 °C < T _J < +50 °C		-	-	T _{coeff} vrefint + 50	ррии С
PSRR	Power supply	DC		40	60	-	dB
rejection	rejection	100 kHz		25	40	-	uБ
		$CL = 0.5 \mu F^{(4)}$	$CL = 0.5 \mu F^{(4)}$		300	350	
t _{START}	Start-up time	CL = 1.1 µF ⁽⁴⁾		-	500	650	μs
		CL = 1.5 µF ⁽⁴⁾		-	650	800	
I _{INRUSH}	Control of maximum DC current drive on VREFBUF_OUT during start-up phase (5)	-	-	-	8	-	mA
	VREFBUF	I _{load} = 0 μA	'	-	16	25	
I _{DDA} (VREFBUF)	consumption	I _{load} = 500 μA		-	18	30	μA
(11.2.231)	from V _{DDA}	I _{load} = 4 mA		-	35	50	

^{1.} Guaranteed by design, unless otherwise specified.

^{2.} In degraded mode, the voltage reference buffer cannot maintain accurately the output voltage that will follow (V_{DDA} - drop voltage).

^{3.} Guaranteed by test in production.

^{4.} The capacitive load must include a 100 nF capacitor in order to cut-off the high frequency noise.

^{5.} To correctly control the VREFBUF in-rush current during start-up phase and scaling change, the V_{DDA} voltage must be in the range [2.4 V to 3.6 V] and [2.8 V to 3.6 V] respectively for V_{RS} = 0 and V_{RS} = 1.

6.3.22 Comparator characteristics

Table 80. COMP characteristics⁽¹⁾

Symbol	Parameter	(Conditions	Min	Тур	Max	Unit
V_{DDA}	Analog supply voltage		-	1.62	-	3.6	
V _{IN}	Comparator input voltage range		-	0	-	V_{DDA}	V
V _{BG} ⁽²⁾	Scaler input voltage		-		V _{REFIN}	Γ	
V _{SC}	Scaler offset voltage	-		-	±5	±10	mV
I (SCALED)	Scaler static consumption	BRG_EN=0 (bi	ridge disable)	-	200	300	nA
I _{DDA} (SCALER)	from V _{DDA}	BRG_EN=1 (bi	BRG_EN=1 (bridge enable)		0.8	1	μA
t _{START_SCALER}	Scaler startup time		-	-	100	200	μs
		High-speed	V _{DDA} ≥ 2.7 V	-	-	5	
	Comparator startup time to reach propagation delay specification	mode	V _{DDA} < 2.7 V	-	-	7	
t _{START}		Medium mode	V _{DDA} ≥ 2.7 V	-	-	15	μs
		iviedium mode	V _{DDA} < 2.7 V	-	-	25	
		Ultra-low-power mode		-	-	40	
t _D (3)	Propagation delay with 100 mV overdrive	High-speed	V _{DDA} ≥ 2.7 V	-	55	80	ns
		mode	V _{DDA} < 2.7 V	-	55	100	115
r _D , ,		Medium mode	Medium mode		0.55	0.9	
		Ultra-low-powe	r mode	-	4	7	μs
V _{offset}	Comparator offset error	Full common m	node range	-	±5	±20	mV
		No hysteresis		-	0	-	
V	Comparator hystorosis	Low hysteresis		-	8	-	mV
V_{hys}	Comparator hysteresis	Medium hysteresis		-	15	-	
		High hysteresis	3	-	27	-	
		Ultra-low-	Static	-	400	600	
		power mode	With 50 kHz ±100 mV overdrive square signal	-	1200	-	nA
	Commonster consumption	Madium	Static	-	5	7	
I _{DDA} (COMP)	Comparator consumption from V _{DDA}	Medium mode	With 50 kHz ±100 mV overdrive square signal	-	6	-	
		High apace	Static	-	70	100	μA
		High-speed mode	With 50 kHz ±100 mV overdrive square signal	-	75	-	

^{1.} Guaranteed by design, unless otherwise specified.

^{3.} Guaranteed by characterization results.



^{2.} Refer to Table 34: Embedded internal voltage reference.

6.3.23 Temperature sensor characteristics

Table 81. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{TS} linearity with temperature	-	±1	±2	°C
Avg_Slope ⁽²⁾	Average slope	2.3	2.5	2.7	mV / °C
V ₃₀	Voltage at 30 °C (±5 °C) ⁽³⁾	0.742	0.76	0.785	V
t _{START} (TS_BUF) ⁽¹⁾	Sensor buffer start-up time in continuous mode ⁽⁴⁾	-	8	15	μs
t _{START} (1)	Start-up time when entering in continuous mode ⁽⁴⁾	-	70	120	μs
t _{S_temp} ⁽¹⁾	ADC sampling time when reading the temperature	5	-	-	μs
I _{DD} (TS) ⁽¹⁾	Temperature sensor consumption from V_{DD} , when selected by ADC	-	4.7	7	μΑ

^{1.} Guaranteed by design.

6.3.24 V_{BAT} monitoring characteristics

Table 82. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Тур	Max	Unit
R	Resistor bridge for V _{BAT}	-	39	-	kΩ
Q	Ratio on V _{BAT} measurement	-	3	-	-
Er ⁽¹⁾	Error on Q	-10	-	10	%
t _{S_vbat} ⁽¹⁾	ADC sampling time when reading the VBAT	12	-	-	μs

^{1.} Guaranteed by design.

Table 83. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
Б	Battery	VBRS = 0	-	5	-		
R_{BC}	charging resistor	VBRS = 1	-	1.5	-	kΩ	

^{2.} Guaranteed by characterization results.

Measured at V_{DDA} = 3.0 V ±10 mV. The V₃₀ ADC conversion result is stored in the TS_CAL1 byte. Refer to Table 11: Temperature sensor calibration values.

^{4.} Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.

6.3.25 SMPS step-down converter characteristics

The SMPS step-down converter characteristic are given at 4 MHz clock, with a load of 20 mA (unless otherwise specified), using a 10 μ H inductor and a 4.7 μ F capacitor.

Table 84. SMPS step-down converter characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
т	Startup time from bypass mode	V_{ddsmps} = 3.6 V, V_{fbsmps} = 1.4 V	TBD	ı	TBD	116
I _{smps_start}		V_{ddsmps} = 2.0 V, V_{fbsmps} = 1.4 V	TBD	-	TBD	- µs
T _{smps_trans} Tra	Fransition time	V _{fbsmps} from 1.4 to 1.7 V	TBD	-	TBD	mV / µs
	Transition time	V _{fbsmps} from 1.7 to 1.4 V	TBD	-	TBD	πιν / μ5

^{1.} Maximum values are provided over the -40 °C to 90 °C temperature range.

6.3.26 LCD controller characteristics

The devices embed a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the VLCD pin to decouple this converter.

Table 85. LCD controller characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{LCD}	LCD external voltage	LCD external voltage		-	3.6	
V _{LCD0}	LCD internal reference volta	ge 0	-	2.62	-	
V _{LCD1}	LCD internal reference voltage 1		-	2.76	-	
V _{LCD2}	LCD internal reference voltage 2		-	2.89	-	
V _{LCD3}	LCD internal reference volta	ge 3	-	3.04	-	V
V _{LCD4}	LCD internal reference voltage 4 LCD internal reference voltage 5		-	3.19	-	
V _{LCD5}			-	3.32	-	
V _{LCD6}	LCD internal reference volta	ge 6	-	3.46	-	
V _{LCD7}	LCD internal reference volta	ge 7	-	3.62	-	
	V systemal conscitones	Buffer OFF (BUFEN=0 is LCD_CR register)	0.2	-	2	uЕ
C _{ext}	V _{LCD} external capacitance	Buffer ON (BUFEN=1 is LCD_CR register)	1	-	2	μF
I _{LCD} ⁽²⁾	Supply current from V_{DD} at $V_{DD} = 2.2 \text{ V}$	Buffer OFF (BUFEN=0 is LCD_CR register)	-	3	-	ПΛ
'LCD` '	Supply current from V _{DD} at V _{DD} = 3.0 V	Buffer OFF (BUFEN=0 is LCD_CR register)	-	1.5	-	μA

	Table 85. LCD	controller characteristics()	(continu	lea)		Г
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Buffer OFF (BUFFEN = 0, PON = 0)	-	0.5	-	
	I_{VLCD} Supply current from V_{LCD} ($V_{LCD} = 3 \text{ V}$)	Buffer ON (BUFFEN = 1, 1/2 Bias)	-	0.6	-	
VLCD		Buffer ON (BUFFEN = 1, 1/3 Bias)	-	0.8	-	μA
		Buffer ON (BUFFEN = 1, 1/4 Bias)	-	1	-	
R_{HN}	Total High resistor value for	Low drive resistive network	-	5.5	-	МΩ
R_{LN}	Total Low resistor value for	High drive resistive network	-	240	-	kΩ
V ₄₄	Segment/Common highest I	evel voltage	-	V _{LCD}	-	
V ₃₄	Segment/Common 3/4 level	voltage	-	3/4 V _{LCD}	-	
V ₂₃	Segment/Common 2/3 level	voltage	-	2/3 V _{LCD}	-	
V ₁₂	Segment/Common 1/2 level	voltage	-	1/2 V _{LCD}	-	V
V ₁₃	Segment/Common 1/3 level	voltage	-	1/3 V _{LCD}	-	
V ₁₄	Segment/Common 1/4 level	voltage	-	1/4 V _{LCD}	-	
V ₀	Segment/Common lowest le	evel voltage	-	0	-	

Table 85 LCD controller characteristics⁽¹⁾ (continued)

6.3.27 **Timer characteristics**

The parameters given in the following tables are guaranteed by design. Refer to Section 6.3.17: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 86. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
4	Timer resolution time	-	1	-	t _{TIMxCLK}
^t res(TIM)	Timer resolution time	f _{TIMxCLK} = 64 MHz	15.625	-	ns
f	Timer external clock frequency	-	0	f _{TIMxCLK} /2	MHz
f _{EXT}	on CH1 to CH4	f _{TIMxCLK} = 64 MHz	0	40	IVII IZ
Pos	Timer resolution	TIM1, TIM16, TIM17	-	16	bit
Res _{TIM}	Timel resolution	TIM2	-	32	Dit
+	16-bit counter clock period	-	1	65536	t _{TIMxCLK}
tCOUNTER	To-bit counter clock period	f _{TIMxCLK} = 64 MHz	0.015625	1024	μs
t	Maximum possible count with	-	-	65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	32-bit counter	f _{TIMxCLK} = 64 MHz	_	67.10	s

^{1.} TIMx is used as a general term in which x stands for 1, 2, 16 or 17.

DS11929 Rev 3 142/165

^{1.} Guaranteed by design.

^{2.} LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio = 64, all pixels active, no LCD connected.

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0] = 0x000	Max timeout RL[11:0] = 0xFFF	Unit
/4	0	0.125	512	
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	ms
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

Table 87. IWDG min/max timeout period at 32 kHz (LSI1)⁽¹⁾

6.3.28 Communication interfaces characteristics

I²C interface characteristics

The I2C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

Parameter Condition **Symbol** Min Unit Standard-mode 2 Analog filter ON, DNF = 0 9 Fast-mode **I2CCLK** Analog filter OFF, DNF = 1 9 MHz f_(I2CCLK) frequency Analog filter ON, DNF = 0 19 Fast-mode Plus Analog filter OFF, DNF = 1 16

Table 88. Minimum I2CCLK frequency in all I²C modes

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to the reference manual RM0434).

The SDA and SCL I/O requirements are met with the following restriction: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present. The 20 mA output drive requirement in Fast-mode Plus is supported partially.

This limits the maximum load C_{load} supported in Fast-mode Plus, given by these formulas:

- $t_r(SDA/SCL) = 0.8473 \times R_p \times C_{load}$
- $R_{D}(min) = [V_{DD} V_{OL}(max)] / I_{OL}(max)$

where R_p is the I2C lines pull-up. Refer to Section 6.3.17: I/O port characteristics for the I2C I/Os characteristics.



The exact timings still depend on the phasing of the APB interface clock vs. the LSI clock, hence there is always a full RC period of uncertainty.

All I2C SDA and SCL I/Os embed an analog filter. Refer to *Table 89* for the analog filter characteristics:

Table 89. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	110 ⁽³⁾	ns

- 1. Guaranteed by design.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI characteristics

Unless otherwise specified, the parameters given in *Table 90* for SPI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in *Table 22: General operating conditions*.

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.17: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 90. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode 1.65 < V _{DD} < 3.6 V Voltage Range 1			32	
f _{SCK} 1/t _{c(SCK)} s	SPI clock frequency	Master transmitter mode 1.65 < V _{DD} < 3.6 V Voltage Range 1			32	
		Slave receiver mode 1.65 < V _{DD} < 3.6 V Voltage Range 1	-	-	32	MHz
		Slave mode transmitter/full duplex 2.7 < V _{DD} < 3.6 V Voltage Range 1			32 ⁽²⁾	
		Slave mode transmitter/full duplex 1.65 < V _{DD} < 3.6 V Voltage Range 1			20.5 ⁽²⁾	
		Voltage Range 2			8	
t _{su(NSS)}	NSS setup time	Slave mode, SPI prescaler = 2	4xT _{PCLK}	-	-	
t _{h(NSS)}	NSS hold time	Slave mode, SPI prescaler = 2	2xT _{PCLK}	-	-	_
$\begin{matrix} t_{w(\text{SCKH})} \\ t_{w(\text{SCKL})} \end{matrix}$	SCK high and low time	Master mode	T _{PCLK} - 1.5	T _{PCLK}	T _{PCLK} + 1	

Symbol	Parameter	Parameter Conditions		Тур	Max	Unit
t _{su(MI)}	Data input actus time	Master mode	1.5	-	-	
t _{su(SI)}	Data input setup time	Slave mode	1	-	-	
t _{h(MI)}	Data input hold time	Master mode	5	-	-	ns
t _{h(SI)}	Data input noid time	Slave mode	1	-	-	115
t _{a(SO)}	Data output access time	Slave mode	9	-	34	
t _{dis(SO)}	Data output disable time		9	-	16	
	Data output valid time	Slave mode 2.7 < V _{DD} < 3.6 V Voltage Range 1	-	14.5	15.5	
t _{v(SO)}		Slave mode 1.65 < V _{DD} < 3.6 V Voltage Range 1	-	15.5	24	
		Slave mode 1.65 < V _{DD} < 3.6 V Voltage Range 2	-	19.5	26	ns
t _{v(MO)}		Master mode (after enable edge)	-	2.5	3	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	8	-	-	1
t _{h(MO)}	Data output hold time	Master mode (after enable edge)	1	-	-	

Table 90. SPI characteristics⁽¹⁾ (continued)

^{2.} Maximum frequency in Slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$, which has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)}$ = 0 while Duty(SCK) = 50 %.




Figure 26. SPI timing diagram - slave mode and CPHA = 0

^{1.} Guaranteed by characterization results.

Electrical characteristics STM32WB55xx




Figure 27. SPI timing diagram - slave mode and CPHA = 1

1. Measurement points are set at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .




Figure 28. SPI timing diagram - master mode

1. Measurement points are set at CMOS levels: 0.3 $V_{\rm DD}$ and 0.7 $V_{\rm DD}$.

Quad-SPI characteristics

Unless otherwise specified, the parameters given in *Table 91* and *Table 92* for Quad-SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 15 or 20 pF
- Measurement points are set at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.17: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 91. Quad-SPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
		1.65 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1	-	-	40		
F _{CK}	Quad-SPI clock	1.65 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1		-	48	MUZ	
1/t _(CK) f	frequency	2.7 < V _{DD} < 3.6 V, C _{LOAD} = 15 pF Voltage Range 1	-	-	60	MHz	
		1.65 < V _{DD} < 3.6 V C _{LOAD} = 20 pF Voltage Range 2	-	-	16		
t _{w(CKH)}	Quad-SPI clock	Itaupouk= 48 MHz presc=1		-	t _(CK) /2 + 1		
t _{w(CKL)}	high and low time			-	$t_{(CK)}/2 + 0.5$		
+	Data input setup time	Voltage Range 1	2	-	-		
t _{s(IN)}	Data input setup time	Voltage Range 2	3.5	-	-		
	Data input hold time	Voltage Range 1	4.5	-	-	20	
t _{h(IN)}	Data input hold time	Voltage Range 2	6	-	-	ns	
4	D. () . (Voltage Range 1	-	1	1.5		
t _{v(OUT)}	Data output valid time	Voltage Range 2	-	1	1.5		
+	Data output hold time	Voltage Range 1	0	-	-		
t _{h(OUT)}	Data output hold time	Voltage Range 2	0	-	-		

^{1.} Guaranteed by characterization results.



Electrical characteristics STM32WB55xx

Table 92. Quad-SPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
		1.65 < V _{DD} < 3.6 V, C _{LOAD} Voltage Range 1	= 20 pF	-	-	40	
F _{CK}	F _{CK} 1/t _(CK) Quad-SPI clock frequency	2.0 < V _{DD} < 3.6 V, C _{LOAD} = Voltage Range 1	2.0 < V _{DD} < 3.6 V, C _{LOAD} = 20 pF Voltage Range 1		-	50	MHz
1/t _(CK)		1.65 < V _{DD} < 3.6 V, C _{LOAD} Voltage Range 1	= 15 pF	-	-	48	IVII IZ
		1.65 < V _{DD} < 3.6 V C _{LOAD} Voltage Range 2	= 20 pF	-	-	16	
t _{w(CKH)}	Quad-SPI clock	f _{AHBCLK} = 48 MHz, presc=	n	t _(CK) /2	-	t _(CK) /2 + 1	
t _{w(CKL)}	high and low time	I AHBCLK - 40 MI 12, presc-	U	t _(CK) /2 - 1	-	t _(CK) /2	
	Data input setup	Voltage Range 1		2.5			
t _{sr(IN)}	time on rising edge	me on rising edge Voltage Range 2		3.5	-	-	
	Data input setup	Voltage Range 1		2.5			
t _{sf(IN)}	time on falling edge	Voltage Range 2		1.5	-		
+	Data input hold	Voltage Range 1 Voltage Range 2		5.5		-	
t _{hr(IN)}	time on rising edge			6.5	-		
	Data input hold	Voltage Range 1		5			
t _{hf(IN)}	time on falling edge	Voltage Range 2		6	-	-	
		Voltage Range 1	DHHC=0		4	5.5	200
t _{vr(OUT)}	Data output valid time on rising edge	Voltage Range 1	DHHC=1	-	t _(CK) /2 + 1	t _(CK) /2 + 1.5	ns
		Voltage Range 2			4.5	7	1
		Voltage Dange 1	DHHC=0		4	6	
t _{vf(OUT)}	Data output valid time on falling edge	Voltage Range 1	DHHC=1	-	t _(CK) /2 + 1	t _(CK) /2 + 2	
		Voltage Range 2			6	7.5	
		Voltage Dange 1	DHHC=0	2	-	-	
t _{hr(OUT)}	Data output hold time on rising edge	Voltage Range 1	DHHC=1	$t_{(CK)}/2 + 0.5$	-	-	
		Voltage Range 2		3.5	-	-	
	V 5	Voltago Bango 1	DHHC=0	3	-	-	
t _{hf(OUT)}	Data output hold time on falling edge	Voltage Range 1	DHHC=1	$t_{(CK)}/2 + 0.5$	-	-	
	and the same sage	Voltage Range 2	•	5	-	-	

^{1.} Guaranteed by characterization results.






Figure 29. Quad-SPI timing diagram - SDR mode





SAI characteristics

Unless otherwise specified, the parameters given in *Table 93* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 22: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.17: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,FS).

Electrical characteristics STM32WB55xx

Table 93. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit	
f _{MCLK}	SAI main clock output	-	-	50		
		Master transmitter 2.7 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	23.5		
		Master transmitter 1.65 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	16		
		Master receiver Voltage Range 1	-	16	MHz	
f _{CK}	SAI clock frequency ⁽²⁾	Slave transmitter 2.7 V \leq V _{DD} \leq 3.6 V Voltage Range 1	-	26	IVII IZ	
		Slave transmitter 1.65 V ≤ V _{DD} ≤ 3.6 V Voltage Range 1	-	20		
		Slave receiver Voltage Range 1	-	32		
		Voltage Range 2	-	8		
+	FS valid time	Master mode 2.7 V ≤ V _{DD} ≤ 3.6 V	-	21		
t _{v(FS)}	rs valid time	Master mode 1.65 V ≤ V _{DD} ≤ 3.6 V	-	30		
t _{h(FS)}	FS hold time	Master mode	10	-		
t _{su(FS)}	FS setup time	Slave mode	1.5	-		
t _{h(FS)}	FS hold time	Slave mode	2.5	-		
t _{su(SD_A_MR)}	Data input setup time	Master receiver	1	-		
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	1.5	-		
t _{h(SD_A_MR)}	Data input hold time	Master receiver	6.5	-		
t _{h(SD_B_SR)}	Data input noid time	Slave receiver	2.5	-	ns	
	Data output valid time	Slave transmitter (after enable edge) $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 3.6 \text{ V}$	-	19		
t _{v(SD_B_ST)}	Data output valid time	Slave transmitter (after enable edge) 1.65 V \leq V _{DD} \leq 3.6 V				
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	10	-		
	Data output valid time	Master transmitter (after enable edge) 2.7 $V \le V_{DD} \le 3.6 V$	-	18.5		
t _{v(SD_A_MT)}	Data output vallu tille	Master transmitter (after enable edge) 1.65 V \leq V _{DD} \leq 3.6 V	-	25		
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	10	-		

^{1.} Guaranteed by characterization results.

^{2.} APB clock frequency must be at least twice SAI clock frequency.






Figure 31. SAI master timing waveforms





Electrical characteristics STM32WB55xx

USB characteristics

The STM32WB55xx USB interface is fully compliant with the USB specification version 2.0, and is USB-IF certified (for Full-speed device operation).

Table 94. USB electrical characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDUSB}	USB transceiver operating voltage	-	3.0 ⁽²⁾	-	3.6	V
T _{crystal_less}	USB crystal-less operation temperature	-	-15	1	85	°C
R _{PUI}	Embedded USB_DP pull-up value during idle	-	900	1250	1600	
R _{PUR}	Embedded USB_DP pull-up value during reception	-	1400	2300	3200	Ω
Z _{DRV} ⁽³⁾	Output driver impedance ⁽⁴⁾	Driving high and low	28	36	44	

^{1.} $T_A = -40$ to 125 °C unless otherwise specified.

^{2.} The STM32WB55xx USB functionality is ensured down to 2.7 V, but the full USB electrical characteristics are degraded in the 2.7 to 3.0 V voltage range.

^{3.} Guaranteed by design.

^{4.} No external termination series resistors are required on USB_DP (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

7 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

7.1 WLCSP100 package information

For information on WLCSP100 package contact your local STMicroelectronics sales office.

7.2 VFQFPN68 package information

Figure 33. VFQFPN68, 8 x 8 mm, 0.4 mm pitch, very thin fine pitch quad flat package outline



- 1. VFQFPN stands for Thermally Enhanced Very thin Fine pitch Quad Flat Packages No lead. Sawed version. Very thin profile: 0.80 < A ≤ 1.00 mm.
- 2. The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body. Exact shape and size of this feature is optional.

577


DS11929 Rev 3 153/165

Table 95. VFQFPN68, 8 x 8 mm, 0.4 mm pitch, very thin fine pitch quad flat mechanical data

		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.80	0.90	1.00	0.0315	0.0354	0.0394
A1	0	0.02	0.05	0	0.0008	0.0020
A3	-	0.20	-	-	0.0008	-
b	0.15	0.20	0.25	0.0059	0.0079	0.0098
D	7.85	8.00	8.15	0.3091	0.3150	0.3209
D2	6.30	6.40	6.50	0.2480	0.2520	0.2559
E	7.85	8.00	8.15	0.3091	0.3150	0.3209
E2	6.30	6.40	6.50	0.2480	0.2520	0.2559
е	-	0.40	-	-	0.0157	-
L	0.40	0.50	0.60	0.0157	0.0197	0.0236
ddd	-	-	0.08	-	-	0.0031

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.


Figure 34. VFQFPN68, 8 x 8 mm, 0.4 mm pitch, very thin fine pitch quad flat recommended footprint



1. Dimensions are expressed in millimeters.

7.3 UFQFPN48 package information

Figure 35. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline




- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- 3. There is an exposed die pad on the underside of the UFQFPN package, it must be electrically connected to the PCB ground.

Table 96. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package mechanical data

package mechanical data							
Symbol		millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236	
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020	
D	6.900	7.000	7.100	0.2717	0.2756	0.2795	
E	6.900	7.000	7.100	0.2717	0.2756	0.2795	
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244	
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244	
L	0.300	0.400	0.500	0.0118	0.0157	0.0197	
Т	-	0.152	-	-	0.0060	-	
b	0.200	0.250	0.300	0.0079	0.0098	0.0118	
е	-	0.500	-	-	0.0197	-	
ddd	-	-	0.080	-	-	0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 36. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package recommended footprint



^{1.} Dimensions are expressed in millimeters.

Device marking for UFQFPN48

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Product identification⁽¹⁾

CGUL

Date code

Pin 1 identifier

Revision code

Figure 37. UFQFPN48 marking example (package top view)

1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering samples to run qualification activity.

MS51581V1

7.4 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 22: General operating conditions*.

The maximum chip-junction temperature, T_J max, in degrees Celsius, can be calculated using the equation:

$$T_{J} \max = T_{A} \max + (P_{D} \max x \Theta_{JA})$$

where:

Note:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watt. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins:

• $P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH})$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Note: When the SMPS is used, a portion of the power consumption is dissipated into the external inductor, therefore reducing the chip power dissipation. This portion depends mainly on the inductor ESR characteristics.

Note: As the radiated RF power is quite low (< 4 mW), it is not necessary to remove it from the chip power consumption.

RF characteristics (such as sensitivity, Tx power, consumption) are provided up to 85 °C.

Symbol	Parameter	Value	Unit
$\Theta_{ extsf{JA}}$	Thermal resistance junction-ambient UFQFPN48 - 7 mm x 7 mm	51	
	Thermal resistance junction-ambient VFQFPN68 - 8 mm x 8 mm	47	°C/W
	Thermal resistance junction-ambient WLCSP100 - 0.4 mm pitch	44	

Table 97. Package thermal characteristics

7.4.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.4.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Section 8*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.



STM32WB55xx Package information

As applications do not commonly use the STM32WB55xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 82 °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL} = 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL} = 1.3 V

 P_{INTmax} = 50 mA × 3.5 V= 175 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: $P_{INTmax} = 175 \text{ mW}$ and $P_{IOmax} = 272 \text{ mW}$:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Using the values obtained in $Table 97 T_{Jmax}$ is calculated as follows:

For VFQFPN68, 47 °C/W

 T_{Jmax} = 82 °C + (47 °C/W × 447 mW) = 82 °C + 21 °C = 103 °C

This is within the range of the suffix 6 version parts (-40 < T_{.1} < 105 °C), see Section 8.

In this case, parts must be ordered at least with the temperature range suffix 6 (see Section 8).

Note:

With this given P_{Dmax} user can find the T_{Amax} allowed for a given device temperature range (order code suffix 7).

Suffix 7:
$$T_{Amax} = T_{Jmax} - (47^{\circ}\text{C/W} \times 447 \text{ mW}) = 125^{\circ}\text{C} - 21^{\circ}\text{C} = 104^{\circ}\text{C}$$

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 100 °C (measured according to JESD51-2), I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OI} = 8 mA, V_{OI} = 0.4 V

 P_{INTmax} = 20 mA × 3.5 V= 70 mW

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

Using the values obtained in *Table 97* T_{Jmax} is calculated as follows:

For UFQFPN48, 51°C/W

$$T_{Jmax}$$
 = 100 °C + (51 °C/W × 134 mW) = 100 °C + 7 °C = 107 °C

This is above the range of the suffix 6 version parts ($-40 < T_J < 105$ °C).




DS11929 Rev 3 159/165

In this case, parts must be ordered at least with the temperature range suffix 7 (see Section 8), unless user reduces the power dissipation to be able to use suffix 6 parts.



Ordering information 8

Table 98. STM32WB55xx ordering information scheme



TR = tape and reel

xxx = programmed parts



Revision history STM32WB55xx

9 Revision history

Table 99. Document revision history

Date	Revision	Changes
25-Jul-2017	1	Initial release.
04-Apr-2018	2	Updated document title, Features, Section 1: Introduction, Section 2: Description, Section 3.1: Architecture, Section 3.3.2: Memory protection unit, Section 3.3.3: Embedded Flash memory, Section 3.4: Security and safety, Section 3.6: RF subsystem, Section 3.6.1: RF front-end block diagram, Section 3.6.2: BLE general description, Section 3.7.1: Power supply distribution, Section 3.7.2: Power supply schemes, Section 3.7.4: Power supply supervisor, Section 3.10: Clocks and startup, Section 3.14: Analog to digital converter (ADC), Section 3.19: True random number generator (RNG), Section 5: Memory mapping, Section 6.3.25: SMPS step-down converter characteristics and Section 7.4.2: Selecting the product temperature range. Updated Table 2: STM32WB55xx family device features and peripheral counts, Table 6: Power supply typical components, Table 7: Features over all modes, Table 8: STM32WB55xx modes overview, Table 13: Timer features, Table 15: Legend/abbreviations used in the pinout table, Table 16: STM32WB55xx pin and ball definitions, Table 17: Alternate functions, Table 23: RF transmitter BLE characteristics, Table 26: RF receiver BLE characteristics (1 Mbps) and added footnote to it, Table 28: RF BLE power consumption for VDD = 3.3 V, Table 37: Typical current consumption in Run and Low-power run modes, with different codes running from Flash, ART enable (Cache ON Prefetch OFF), VDD= 3.3 V, Table 38: Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1, VDD = 3.3 V, Table 40: Current consumption in Stop 1 mode, Table 43: Current consumption in Stop 2 mode, Table 42: Current consumption in Stop 1 mode, Table 43: Current consumption in Stop 2 mode, Table 42: Current consumption in Shutdown mode, Table 43: Current consumption in Shutdown mode, Table 43: Current consumption, Table 97: Package thermal characteristics and Table 98: STM32WB55xx ordering information scheme. Added Table 47: Current under Reset condition. Updated Figure 1: STM32WB55xx block diagram, Figure 4

STM32WB55xx Revision history

Table 99. Document revision history (continued)

D. C.	David Co.	
Date	Revision	Changes
08-Oct-2018	3	Changed document classification to Public. Updated Features, Section 3.6.2: BLE general description, Section 3.7.2: Power supply schemes, Section 3.7.3: Linear voltage regulator, Section 3.10: Clocks and startup, Section 6.3.10: External clock source characteristics, Section 6.3.20: Analog-to-Digital converter characteristics, Section 6.3.20: Analog-to-Digital converter characteristics, Section 6.3.20: Communication interfaces characteristics, Section 7.1: WLCSP100 package information and Section 7.4: Thermal characteristics. Replaced VDDIOx with VDD throughout the whole document. Updated Table 5: Typical external components, footnote 2 of Table 7: Features over all modes, Table 8: STM32WB55xx modes overview and its footnote 5, Table 12: Internal voltage reference calibration values, Table 16: STM32WB55xx pin and ball definitions and its footnote 5, Table 17: Alternate functions, Table 20: Thermal characteristics, Table 21: Main performance at VDD = 3.3 v, Table 22: Main performance at VDD = 3.3 v, Table 22: General operating conditions, Table 23: RF transmitter BLE characteristics and its footnote, Table 26: RF receiver BLE characteristics (1 Mbps), Table 28: RF BLE power consumption for VDD = 3.3 v, Table 29: RF transmitter 802.15.4 characteristics and its footnote 1, Table 30: RF receiver 802.15.4 characteristics, Table 31: RF 802.15.4 power consumption for VDD = 3.3 v, Table 31: RF 802.15.4 power consumption for VDD = 3.3 v, Table 34: Embedded internal voltage reference, Table 35: Current consumption in Run and Low-power run modes, code with data processing running from Flash, ART enable (Cache ON Prefetch OFF), VDD = 3.3 v, Table 36: Current consumption in Run and Low-power run modes, with different codes running from SRAM1, VDD = 3.3 v, Table 37: Typical current consumption in Run and Low-power run modes, with different codes running from SRAM1, VDD = 3.3 v, Table 39: Current consumption in Sup 0 mode, Table 40: Current consumption in Sup 1 mode, Table 49: Low-power modes, Flash memory ON, Table 40: Cu



DS11929 Rev 3 163/165

Revision history STM32WB55xx

Table 99. Document revision history (continued)

Date	Revision	Changes
08-Oct-2018		Updated Figure 2: STM32WB55xx RF front-end block diagram, Figure 13: Power supply scheme, Figure 16: Typical energy detection (T = 27°C, VDD = 3.3 V) and Figure 22: I/O input characteristics.
	0	Added Figure 5: Power-up/down sequence, Figure 15: Typical link quality indicator code vs. Rx level and Figure 16: Typical energy detection (T = 27°C, VDD = 3.3 V).
	3 (cont'd)	Added Table 24: RF transmitter BLE characteristics (1 Mbps), Table 25: RF transmitter BLE characteristics (2 Mbps), Table 27: RF receiver BLE characteristics (2 Mbps), Table 52: HSE crystal requirements and Table 88: Minimum I2CCLK frequency in all I2C modes.
		Added Device marking for UFQFPN48. Removed former Figure 22: I/O AC characteristics definition ⁽¹⁾ and
		Figure 27: SMPS efficiency - VDDSMPS = 3.6 V.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved



DS11929 Rev 3 165/165